A Spread-Spectrum Clock Generator With Triangular Modulation

Hsiang-Hui Chang, Student Member, IEEE, I-Hui Hua, and Shen-Iuan Liu, Member, IEEE

14.318MHz

Osc

Divide

÷14

Abstract-In this paper, a spread-spectrum clock generator (SSCG) with triangular modulation is presented. Only a divider and a programmable charge pump are added into a conventional clock generator to accomplish the spread-spectrum function. The proposed circuit has been fabricated in a 0.35- μ m CMOS single-poly quadruple-metal process. The proposed SSCG can generate clocks of 66, 133, and 266 MHz with center spread ratios of 0.5%, 1%, 1.5%, 2%, and 2.5%. Experimental results confirm the theoretical analyses.

Index Terms-Phase-locked loops (PLLs), spread spectrum.

I. INTRODUCTION

ASTER operating speeds of electrical devices today result in much electromagnetic interference (EMI) at higher frequencies. Many methods have been used to diminish EMI, such as shielding, pulse shaping, slew-rate control, low-voltage differential clocking, staggering the outputs, special layout techniques, and spread-spectrum clocking. Among these, the spread-spectrum clock generator (SSCG) [1], which is a special case of frequency modulation, can reduce the peak power of the higher order harmonics to reduce EMI effectively. There are three types of SSCGs in the literature. The first type modulates the divider [2], [3] in a phase-locked loop (PLL). The second type modulates the voltage-controlled oscillator (VCO) [4] directly. The third type combines the multiphase outputs of the clock source and the special digital processing circuits to achieve the spread-spectrum function [5]–[7]. In this brief, a conventional PLL-based clock generator can realize the center-spread SSCG with the triangular modulation signal generator being integrated into the low-pass loop filter.

II. CIRCUIT DESCRIPTIONS

The proposed SSCG is based on a conventional PLL using the proposed method to modulate the VCO directly. Fig. 1 shows the block diagram of the proposed SSCG. The feature of the proposed SSCG is how to generate the modulation signal. In Fig. 1, the reference clock of the PLL uses the divide-by-358 divider to produce a square wave of 40 kHz as the control signal of the programmable charge pump. The schematic of the programmable charge pump is shown in Fig. 2(a). It is composed of a square-wave generator of 40 kHz from Fig. 1 and two programmable current sources. Fig. 2(b) shows one of the programmable current sources. It can generate five kinds of spread ratios (ON1-ON5) in the spread-spectrum mode and zero spread ratio in the nonspread-spectrum mode (SSON).

Manuscript received August 22, 2002; revised November 21, 2002. This work was supported in part by MediaTek Inc. and in part by the MediaTek Fellowship.

The authors are with the Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan 10617, R.O.C. (e-mail: lsi@cc.ee.ntu.edu.tw).

Digital Object Identifier 10.1109/JSSC.2003.809521

nnn Control Signals

40KHz

PFD

Main Divider ÷ 260

CP1

Programmable

Charge Pump

Fig. 1. Block diagram of the proposed SSCG.

Divide

÷358



Fig. 2. (a) Programmable charge pump. (b) Programmable current source.



Fig. 3. Second-order filter and both charge pumps in the SSCG.

266MH7

133MHz

66MH7

vco

÷2



Fig. 4. (a) Block diagram of the VCO. (b) Transconductor. (c) Seven-stage ICO. (d) Wave-shaping buffer.



Fig. 5. Microphotograph of the SSCG.

In the nonspread-spectrum mode, the programmable charge pump is turned off and this SSCG is a conventional clock generator with the first charge pump as shown in Fig. 1. In the spread-spectrum mode, both charge pumps are turned on. To explain the operation, only a second-order low-pass filter and both charge pumps are shown in Fig. 3. Assume that the SSCG is in the steady state and neglect the first charge pump I_1 . The transfer function between the control voltage of the VCO and the programmable charge pump can be expressed as

$$\frac{V_{\text{ctrl}}}{I_2} = \frac{sC_1R_1 + 1}{s\left[s\frac{C_1C_2}{C_1 + C_2} \cdot (R_1 + R_2) + 1\right]} \cdot \frac{1}{C_1 + C_2}.$$
 (1)



Fig. 6. Measured jitter of the 266-MHz output signal.

Supposing that $R_1C_1 = R_2C_2$, (1) can be rewritten as

$$\frac{V_{\rm ctrl}}{I_2} = \frac{1}{s(C_1 + C_2)}.$$
(2)

According to (2) and $R_1C_1 = R_2C_2$, the current I_2 generated by the programmable charge pump will create the periodical triangular modulation signal at the input node of the VCO.

The specified spread ratios can be achieved by appropriately choosing the current I_2 . Assume there is a SSCG with the nominal output frequency f_n and the conversion gain K_v of the



Fig. 7. Measured spectrums of the 266-MHz output signals. (a) Without spread. (b) With 2.5% center spread.



Fig. 8. Measured spectrums (expanded view) of the 266-MHz output signals. (a) Without spread. (b) With 2.5% center spread.

VCO. To supply a spread ratio δ %, the current I_2 can be given as

$$I_2 = \frac{f_n \cdot \delta\% \cdot (C_1 + C_2)}{K_n}.$$
 (3)

Equation (3) indicates that the variation of K_v will directly change the spread ratio.

The loop bandwidth of the PLL is critical because it influences the modulation profile and the jitter performance. In the PLL, one of the input signals of the phase-frequency detector (PFD) also contains the modulation component. Thus, the bandwidth of this PLL in the nonspread-spectrum mode must be small enough to filter this feedback component generated by the modulation signal. Moreover, to diminish spikes induced by the reference clock, the additional filter, which consists of R_3 and C_3 , is added as shown in Fig. 1. The remaining circuits used in this SSCG will be discussed briefly next. The dynamic PFD in [8] is used. The VCO is composed of a transconductor, a seven-stage current-controlled oscillator (ICO), and a wave-shaping buffer. Its diagram and schematic are shown in Fig. 4. Synchronous dividers using static logics are used.



Fig. 9. Modulation profiles of the 266-MHz output signals with 2.5% center spread. The horizontal scale is 30 μ s/div.

III. EXPERIMENTAL RESULTS

The proposed SSCG has been fabricated in a 0.35- μ m CMOS single-poly quadruple-metal CMOS process. Its

Modulation Method	Modulation on VCO
Modulation Profile	Triangular
Modulation Type	Center-spread
Output Frequency	66/133/266MHz
Input Frequency	14.31818MHz
Open-Loop Bandwidth	130KHz (simulated)
VCO Gain (Kv)	190MHz/V (simulated)
Charge Pump Current (CP1)	1.12mA (simulated)
Modulation Frequency	40kHz
Spread ratios	0.5, 1, 1.5, 2, 2.5%
Loop Filter	$R_1 : 66\Omega, R_2 : 1K\Omega, R_3 : 2.2K\Omega, C_1 : 0.33\mu F, C_2 : 0.022\mu F, C_3 : 470pF$
Chip Area	$1.36 \times 1.48 \text{mm}^2$
Supply Voltage	3.3V
Power Dissipation	300mW @ 266MHz including output buffers

TABLE I Performance Summary

microphotograph is shown in Fig. 5. The active area occupies $0.48 \times 0.82 \text{ mm}^2$ and the total area including pads is $1.36 \times 1.48 \text{ mm}^2$. Table I gives the performance summary of the proposed SSCG. The low-pass filter is left off-chip to facilitate measurements. All the components are also listed in Table I. Fig. 6 shows the peak-to-peak jitter of 162 ps for the 266-MHz output in nonspread-spectrum mode. Fig. 7 shows the measured spectrums of the 266-MHz output signals without and with the spread ratio of 2.5%. Fig. 8 shows the expanded views of the 266-MHz output signals without and with the spread ratio of 2.5%. Fig. 9 shows the modulation profile (triangular waveform of 40 kHz) of the 266-MHz output signals with the center spread of 2.5%. This SSCG can provide clock outputs of 66, 133, and 266 MHz with spread ratios of 0.5%, 1%, 1.5%, 2%, and 2.5%.

IV. CONCLUSION

In this brief, the SSCG with triangular modulation on the VCO fabricated in a 0.35- μ m CMOS process is presented. The triangular modulation signal is integrated into the low-pass filter of the PLL; thus, both the hardware complexity and the chip area can be reduced. The measured spectrums show that peak amplitudes of each harmonic are attenuated and the proposed architecture does achieve the spread-spectrum function as expected.

ACKNOWLEDGMENT

The authors would like to thank National Chip Implementation Center, Taiwan, R.O.C., for chip implementation.

REFERENCES

- K. B. Hardin, J. T. Fessler, and D. R. Bush, "Spread-spectrum clock generation for the reduction of radiated emissions," in *Proc. IEEE Int. Symp. Electromagnetic Compatibility*, 1994, pp. 227–231.
- [2] J. Y. Michel and C. Neron, "A frequency modulated PLL for EMI reduction in embedded application," in *Proc. IEEE Int. ASIC/SOC Conf.*, 1999, pp. 362–365.
- [3] M. Sugawara et al., "1.5-Gb/s 5150-ppm spread-spectrum SerDes PHY with a 0.3-mW 1.5-Gb/s level detector for serial ATA," in Symp. VLSI Circuits Dig. Tech. Papers, June 2002, pp. 60–63.
- [4] H. S. Li, Y. C. Cheng, and D. Puar, "Dual-loop spread-spectrum clock generator," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 1999, pp. 184–185.
- [5] Y. Moon, D. K. Jeong, and G. Kim, "Clock dithering for electromagnetic compliance using spread-spectrum phase modulation," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 1999, pp. 186–187.
- [6] H. Mair and L. Xiu, "An architecture of high-performance frequency and phase synthesis," *IEEE J. Solid-State Circuits*, vol. 35, pp. 835–846, June 2000.
- [7] H. W. Chen and J. C. Wu, "A spread-spectrum clock generator for EMI reduction," *IEICE Trans. Electron.*, pp. 1959–1966, Dec. 2001.
- [8] S. Kim et al., "A 960-Mb/s/pin interface for skew-tolerant bus using low-jitter PLL," *IEEE J. Solid-State Circuits*, vol. 32, pp. 691–700, May 1997.