- 3 CHUNG, J.E., JENG, M.-C., MOON, J.E., KO, P.-K., and HU, C.: Performance and reliability design issues for deep-submicrometer MOSFET's', IEEE Trans. March 1991, ED-38, (3) pp. 545-554
- The simulations were performed using ATLAS/BLAZE, SILVACO International, Version 1.0, Copyright 1993

Saturation region model for a-Si:H TFTs using a quasi-two-dimensional approach

J.B. Kuo and S.S. Chen

Indexing terms: Semiconductor devices and materials

A saturation region model for a-Si:H thin film transistors using a quasi-two-dimensional approach is reported. As verified by the published data, this analytical saturation region model provides an accurate prediction of the the drain current characteristics of an a-Si:H TFT.

Introduction: Recently, a-Si:H TFTs have been receiving much attention owing to their on-chip integration capabilities with complex arrays of a-Si:H LCDs and other image-sensing arrays [1]. To facilitate circuit design for a-Si:H digital control circuits, an effective saturation region model for a-Si:H TFTs is very important. Compared to an MOS device, the internal condition of an a-Si:H TFT may be quite different due to the existence of the trapped charges in localised deep and tail states in the amorphous silicon. Shur and Hack [2] reported an analytical saturation region model based on an 'nin diode' approach, where the region after pinchoff is regarded as an intrinsic region. Recently, using an effective temperature approach, an analytical triode-region model has been derived [3]. In this Letter, by applying the quasi-two-dimensional approach [4,5], an analytical saturation region model for the a-Si:H TFT is described. In the following Section, derivation of the analytical model is described first, followed by comparison with experimental data and discussion.




Fig. 1 Cross-section of a-Si: H under study

Derivation of saturation region model: Consider an a-Si:H TFT with its cross-section near the drain area with its co-ordinates as shown in Fig. 1. Following the quasi-two-dimensional approach, applying the Gauss law in the region near the drain as shown in Fig. 1, we obtain

$$\oint_{s} \vec{D}d\vec{l} = -q \int_{0}^{y} \int_{0}^{t_{i}} (n_{loc} + n_{free}) dx dy \qquad (1)$$

where \vec{D} is the electric displacement density perpendicular to the path. t_i is the thickness of the amorphous thin film. Considering the path of line integration, we obtain

$$\int_{0}^{t_{i}} \left(\frac{d\Psi_{s}}{dy} + E_{p}\right) dx + \int_{0}^{y} \frac{C_{ox}}{\epsilon_{s}} (V_{g} - V_{fb} - \Psi_{s}) dy$$
$$= \frac{q}{\epsilon_{s}} \int_{0}^{y} (N_{loc} + N_{free}) dy \tag{2}$$

From eqn. 2, we obtain

1896

$$\frac{d^2\Psi_s}{dy^2} = \frac{C_{ox}}{\epsilon_s t_i} (\Psi_s - (V_g - V_{fb})) + \frac{q}{\epsilon_s t_i} (N_{loc} + N_{free}) \quad (3)$$

Using the formula

$$-2\frac{d\Psi_s}{dy}\left(\frac{d^2\Psi_s}{dy^2}\right) = \frac{d}{dy}\left(\frac{d\Psi_s}{dy}\right)^2$$

from eqn. 3, we obtain E^{2} . = _ F²

$$y_{d} = \mathcal{L}_{p}$$

$$+ \frac{C_{ox}}{\epsilon_{s}t_{i}} ((\Psi_{sd} - (V_{g} - V_{fb}))^{2} - (\Psi_{sp} - (V_{g} - V_{fb}))^{2})$$

$$+ \frac{2q}{\epsilon_{s}t_{i}} \int_{\Psi_{sp}}^{\Psi_{sd}} (N_{loc} + N_{free}) d\Psi_{s}$$
(4)

where Ψ_{sd} is the potential at the drain end, Ψ_{sd} is the potential at the pinchoff point. E_p is the y direction lateral electric field at the pinchoff point.

The total charges in localised states and the total free carriers are related by the following equation [6, 7]: $N_{free} + N_{hec} = \mu/\mu_{eq}$, where μ_{eq} is the field effect mobility, and μ_{v} is the band mobility. μ_e/μ_{fer} is a function of V_g . From eqn. 4,

$$\begin{split} E_{yd}^2 &\cong E_p^2 - \frac{C_{ox}}{\epsilon_s t_i} \Psi_{so}^2 + \frac{C_{ox}}{\epsilon_s t_i} (\Psi_{sd} - (V_g - V_{fb}))^2 \\ &+ \frac{2}{\epsilon_s t_i} \frac{1}{\mu_{fet}} \frac{L_{eff}}{W} (I_d - I_{dss}) \end{split}$$
(5)

where L_{eff} is the effective channel length. The drain current I_d and the drain current when pinchoff at drain starts to occur I_{dss} are defined as

$$\begin{split} I_{d} &= \frac{W}{L_{eff}} \mu_{o} \int_{0}^{\Psi_{sd}} q N_{free}(\Psi_{s}) d\Psi_{s} \\ I_{dss} &= \frac{W}{L_{eff}} \mu_{o} \int_{0}^{\Psi_{sr}} q N_{free}(\Psi_{s}) d\Psi_{s} \end{split}$$

The output conductance, which is defined as the derivative of the drain current with respect to the drain potential, becomes

> $g_0 = \frac{I_{dss}L_{eff}}{(L_{eff} - \Delta L)^2} \frac{\partial \Delta L}{\partial V_d}$ (6)

 $\Delta L = \int_{\Psi_{sp}}^{\Psi_{sd}} \frac{d\Psi_{sd}}{E_{yd}}$

Because the a-Si:H TFT under study is a long channel device, in the region after pinchoff, the electrons are not travelling at saturated velocity. As a result, the lateral electric field at the pinchoff point is

$$E_p = \frac{I_d}{q\mu_o W N_{free}(\Psi_{so})}$$

as described in a previous paper [3].

where




Fig. 2 Drain current characteristics of the a-Si:H TFT under study based on the analytical model and the published data

ELECTRONICS LETTERS 14th October 1993 Vol. 29 No. 21




Fig. 3 Output conductance against V_{ds} of a-Si:H TFT biased at $V_g = 15V$, 20V

our model
 measured

Comparison with experimental data, and discussion: To verify the analytical drain model using the effective temperature approach, an a-Si:H TFT with a channel length of 8µm and a channel width $80 \mu m$ has been used in the study. The a-Si:H TFT has an a-Si thin film of 500Å and a gate oxide of 3000Å. The band mobility μ_0 is $17 \text{ cm}^2/\text{Vs}$. The effective density of states N_c is $7 \times 10^{19} \text{ cm}^{-3}$. Fig. 2 shows the drain current characteristics of the a-Si:H TFT based on the analytical model using the quasi-two-dimensional approach and the effective temperature approach and the published data [2] $(L_{eff} = 7.2 \mu m)$. A close fit between the model results and the published data can be observed. Fig. 3 shows the output conductance against V_{ds} of the a-Si:H TFT biased at $V_{e} = 15V$, 20V based on the analytical model and the measured data. As shown in this Figure, compared to the single-crystalline MOS device, the output conductance is two orders of magnitude smaller due to much smaller mobility.

© IEE 1993 13 September 1993 Electronics Letters Online No: 19931229

J. B. Kuo and S. S. Chen (Dept. of Electrical Eng., National Taiwan University, Roosevelt Rd., #1, Sec. 4, Taipei, Taiwan 106-17, Republic of China)

References

- 1 THOMPSON, M.J., and TUAN, H.C.: IEDM Tech. Dig., 1986, (Los Angeles), p. 192
- SHUR, M.S., HACK, M., and SHAW, J.G.: 'A new analytic model for amorphous silicon thin-film transistors', J. Appl. Phys., October 1989, 66, (7), pp. 3371-3380
 KUO, J.B., and CHEN, C.S.: 'Analytical drain current model for a-
- KUO, J.B., and CHEN, C.S.: 'Analytical drain current model for a-SiH:H TFTs by simultaneously considering localised deep and tail states', *Electron. Lett.*, 1993, 29, (17)
 KO, P.K., MULLER, R.S., and HU, C.: 'A unified model for hot-electron
- 4 KO, P.K., MULLER, R.S., and HU, C.: 'A unified model for hot-electron currents in MOSFET's'. IEDM Tech. Dig., December 1981, pp. 600-603
- 5 CHOW, H.C., FENG, W.S., and KUO, J.B.: 'An improved analytical short-channel MOSFET model valid in all regions of operation for aanalog/digital circuit simulation', *IEEE Trans. Computer Aided* Design, December 1992
- 6 SHUR, M., and HACK, M.: 'Physics of amorphous silicon based alloy field-effect transistors', J. Appl. Phys., May 1984, 55, (11), pp. 3831-3842
- 7 SHUR, M., and HACK, M.: 'Capacitance-voltage characteristics of amorphous silicon thin-film transistors', J. Appl. Phys., 1989, 66, pp. 338-3385

Genetic design of minimum-time controllers

B. Porter and S.S. Mohamed

Indexing terms: Genetic algorithms, Controllers

In practice, minimum-time control problems are notoriously difficult to solve. It is therefore shown that a two-level hierarchy of genetic algorithms can be readily used to solve such problems.

Introduction: The design of minimum-time controllers is an important aspect of many tasks in industrial automation. Thus, for example, driving industrial robots as rapidly as possible is an important means of increasing industrial productivity. It is for this reason that the design of minimum-time controllers continues to be an important issue in control engineering 40 years after the initial pioneering work in this field described by Athans and Falb [1] , for example. However, notwithstanding the theoretical possibility of solving minimum-time control problems by using such methodologies as the celebrated minimum principle of Pontryagin [2], the practical difficulties of solving such problems are still immense.

However, in this Letter it is indicated that genetic algorithms [3,4] provide an alternative approach to the design of minimumtime controllers that is simple, direct and readily able to take into account hard constraints on controller outputs. It is shown that two genetic algorithms (operating locally and globally, in tandem) are required. These fundamental results are described by reference to a simple system, in order to make the exposition as clear as possible. But it is important to note that the same basic approach is equally applicable to the solution of complex problems in the minimum-time control of robots [5] and of spacecraft [6].

Genetic design methodology: In order to describe clearly the genetic design methodology for minimum-time controllers, it is convenient to consider the first-order, single-input/single-output plant governed by the state equation

$$\dot{x}(t) = u(t) \tag{1}$$

where the dot denotes differentiation with respect to t. It is desired to find the control strategy, sublect to the hard constraint $|u(t)| \le \alpha$, which drives this plant from any initial state $x(0) = x_0$ to the origin $x(t_j) = 0$ in minimum time. The genetic solution of this minimum-time control problem is greatly facilitated by the introduction of a dimensionless time variable $\tau = u't_{f_0}$ where t_f is the final time whose minimum value is to be determined. It is then evident that eqn. 1 assumes the form

$$x'(t) = t_f u(\tau) \tag{2}$$

where the prime denotes differentiation with respect to τ .

In terms of eqn. 2, the minimum-time control problem can be solved as follows:

(i) Select
$$t_{f}$$
.

(ii) Determine, for each selected value of t_{j} , the control strategy $u(\tau)$ ($0 \le \tau \le 1$), $|u(\tau)| \le \alpha$, such that the final positional error |x(1)| is minimal.

(iii) Repeat this process with different values of t_f until the minimal t_f such that |x(1)| = 0 is obtained.

The resulting value of t_j is the required minimum final time, and the associated control, u(t) ($0 \le t \le t_j$), $|u(t)| \le \alpha$, is the required minimum-time control strategy.

This formulation indicates that a two-level hierarchy of genetic algorithms can be used to design minimum-time controllers in the following way:

(i) Use a local genetic algorithm (GA) to determine the control strategy $u(\tau)$ ($0 \le \tau \le 1$), $|u(t)| \le \alpha$, that minimises the final positional error |x(1)| for each value of t_f from a population of $N^{(g)}$ values of t_f . This local genetic algorithm uses a fitness function

$$\phi_\ell = 1/|x(1)| \tag{3}$$

a population of $N^{(j)}$ values of u for each value of t_f and evolves

ELECTRONICS LETTERS 14th October 1993 Vol. 29 No. 21

1897