

shown in Fig. 3. The amplifying function of STG2A in Fig. 2 is distributed to the first stage (STG1B) and the second stage (STG2B) of the two-stage AGC, and the STG2A of Fig. 2 is eliminated. In STG1B, as shown in Fig. 4, the sampling capacitors, b^3C (where $b = 1/8\text{dB}$), are connected to 'Vin1' ($= INT1 - INC1$) when the MSB of the GCBs is '0' while the capacitors, $(b^{128} \times b^3)C$, are connected to 'Vin1' with '1' of the MSB during the sampling mode. The feedback capacitors are selected by switches S0-S3 depending on the first and second LSBs. During amplification mode, the selected sampling capacitors connected to 'Vin2' ($= INT2 - INC2$), and the voltage difference, 'Vin1' - 'Vin2', are amplified with the gain obtained equal to the ratio between the sampling and feedback capacitors selected by the MSB and the two LSBs. In contrast, the sampling capacitors of STG2B are selected by the capacitor-segment combination logic with four middle bits while the feedback capacitors are controlled by the third LSB.




Fig. 4 First-stage (STG1B) architecture of two-stage AGC during sampling mode

Vin1: output from SHA1 of CDS
 Vin2: output from SHA2 of CDS
 b: gain step




Fig. 5 Simulated STG1B outputs depending on 1st and 2nd LSBs with MSB set to '1'

(i) 11
 (ii) 10
 (iii) 01
 (iv) 00

In the proposed two-stage AGC, the feedback capacitance varies depending on the three LSBs of the GCBs, which means that the feedback gains of operational amplifiers may not be constant during amplification mode. However, since the ratio of the sampling capacitance to the feedback capacitance varies within 6% according to the GCBs, the variation in feedback gain can be ignored and hardly influences the settling time for the AGC. As shown in Fig. 5, the simulated STG1B outputs in the amplification mode with an input voltage of 0.16V demonstrate that the settling times of the output voltages are almost constant. By applying the two-stage AGC to the front-end system, the power consumption and chip area are reduced by ~20% without performance degradation in parameters such as speed.

Conclusions: Digitally-controlled AGCs eliminating conventional extra DACs have been proposed. The video-speed operation with low-power consumption of the AGCs is achieved by the proposed capacitor-segment combination technique. The two-stage AGC

architecture minimises power consumption and chip area with identical performance to that of a three-stage AGC.

© IEE 1999

Electronics Letters Online No: 19991327

DOI: 10.1049/el:19991327

10 August 1999

You-Jin Cha and Seung-Hoon Lee (Department of Electronics Engineering, Sogang University, #1 Sinsoo-Dong, Mapo-Gu, Seoul, 121-742 Korea)

Jin-Kug Lee (Samsung Electronics Co., Ltd., Yongin, Korea)

References

- PAUL, S.A., and LEE, H.S.: 'A 9-b charge-to-digital converter for integrated image sensors', *IEEE J. Solid-State Circuits*, 1996, **31**, (12), pp. 1931-1938
- MOTAMED, A., HWANG, C., and ISMAIL, M.: 'A low-voltage low-power wide-range CMOS variable gain amplifier', *IEEE Trans. Circuits Syst. II*, 1998, **45**, (7), pp. 800-811
- REYNOLDS, D., and HO, S.: 'An integrated 12 bit analog front end for CCD based image processing applications'. Symp. VLSI Circuits Dig. Tech. Papers, 1996, pp. 96-97
- LEE, J.K., CHANG, D.Y., KANG, G.S., and LEE, S.H.: 'A single-chip CMOS CCD camera interface circuit with digitally controlled AGC'. Asia and South Pacific Design Automation Conf., Wanchai, Hong Kong, 1999, pp. 273-276

Dual-input RC integrator and differentiator with tuneable time constants using current feedback amplifiers

Jiin-Long Lee and Shen-Iuan Liu

A dual-input RC active integrator and a differentiator with tuneable time constants are described. They are suitable for analogue signal processing applications, and have been implemented using a commercially available current feedback amplifier. Experimental results confirm theoretical prediction.

Introduction: Active RC integrator and differentiator networks are commonly used in analogue signal processing applications, such as waveform shaping, process controller design, and calibration circuits, etc. [1, 2]. Many active RC networks with tuneable time constants have been reported [3, 4]. There are some disadvantages to the use of conventional operational amplifiers as active elements. First, the finite gain bandwidth product of the op-amp will limit the accuracy and decrease the operating frequency range [3, 4]. A building block called a current feedback amplifier (CFA) can offer wider bandwidth and better accuracy than conventional operational amplifiers [5, 6]. Dual-input integrators and differentiators are needed in signal processing applications [3, 4, 7]. In this Letter a new dual-input integrator and a differentiator with tuneable time constants are presented.

Circuit description: In general, a CFA is a four-terminal network, and its characteristics can be described by the following:

$$V_x = V_y \quad i_z = \pm i_x \quad i_y = 0 \quad \text{and} \quad V_o = V_z \quad (1)$$

where the plus and minus signs denote a noninverting CFA and an inverting CFA, respectively.




Fig. 1 Dual input integrator employing non-inverting CFAs

(i) *Integrators*: The proposed integrator using a CFA is shown in Fig. 1, and a routine analysis yields

$$V_{out} = \frac{V_2 \frac{R_2}{R_1} - V_1 \frac{r_2}{2r_1}}{SC \left(R_3 \left(1 + \frac{R_2}{R_1} \right) + R_2 \right) - \left(\frac{r_2}{2r_1} - \frac{R_2}{R_1} \right)} \quad (2)$$

If the implementation condition for an integrator is $R_2/R_1 = r_2/2r_1$, then the transfer function of a dual input integrator can be expressed

$$\frac{V_{out}}{V_2 - V_1} = \frac{1}{s\tau} \quad (3)$$

where

$$\tau = kCR_1 \quad k = \left[1 + R_3 \left(\frac{1}{R_1} + \frac{1}{R_2} \right) \right]$$

The nominal value of the time constant is multiplied by a factor k . It is obvious that R_3 can be changed to obtain various time constants.




Fig. 2 Dual input differentiator using CFAs

(ii) *Differentiator*: The proposed differentiator using CFAs is shown in Fig. 2. Routine analysis gives

$$V_{out} = V_2 \left(\alpha - \frac{R_2}{R_3} (1 - \alpha) \right) + SC(V_1 - V_2) \left[R_2 + R_1 \left(1 + \frac{R_2}{R_3} \right) \right] \quad (4)$$

If $\alpha = R_2/(R_2 + R_3)$, then eqn. 4 can be rewritten as

$$\frac{V_{out}}{V_1 - V_2} = s\tau \quad \text{and} \quad \tau = CR_2 \left(1 + R_1 \left(\frac{1}{R_2} + \frac{1}{R_3} \right) \right) \quad (5)$$

If we make $R_2 = R_3 = R$ and $R_1 = nR$, then the time constant in eqn. 5 can be expressed as

$$\tau = (2n + 1)CR \quad (6)$$

Obviously, we can obtain various time constants by changing R_1 .

Experimental results: To verify the theoretical analysis of the proposed network, the configurations have been realised with commercially available CFAs (AD844). A practical inverting CFA has been constructed using two AD844s.




Fig. 3 Experimental results of Fig. 1

(i) *Integrator*: Fig. 3 shows a typical result for the integrator. The rectangular waveform V_1 (channel 1) with 0.65V peak-to-peak and V_2 (channel 2) with 0.65V peak-to-peak at 5kHz were applied to the circuit of Fig. 1, with $C_1 = 953$ pF, $R_1 = 4.98$ k Ω , $R_2 = 5$ k Ω , $R_3 = 4.98$ k Ω , $r_2 = 5$ k Ω , $r_1 = 2.5$ k Ω . The waveform of $V_1 - V_2$ (channel 3) is also shown in Fig. 3. The horizontal scale is 50 μ s/

div. The output waveform of the proposed dual-input integrator is shown in the lowest trace of Fig. 3. The operating frequency range is 450Hz–1MHz with a phase error of 5 $^\circ$.




Fig. 4 Experimental results of Fig. 2

(ii) *Differentiator*: Fig. 4 shows a typical result for the differentiator. Two triangular waveform V_1 (channel 1, 0.68V peak-to-peak) and V_2 (channel 2, 0.2V peak-to-peak) at 20kHz were applied to the circuit of Fig. 2 with $C = 857$ pF, $R_1 = 4.99$ k Ω , $R_2 = 4.99$ k Ω , $R_3 = 5.01$ k Ω , $R_4 = 10.02$ k Ω , $R_5 = 10$ k Ω , $R_6 = 3$ M Ω , $C_2 = C_3 = 4.5$ pF. The waveform of $V_1 - V_2$ (channel 3) is also shown in the Fig. 4. The horizontal scale is 20 μ s/div. The output waveform of the dual input differentiator is shown in the lowest trace of Fig. 4. The operating frequency range is 1–100kHz with a phase error of $\pm 10^\circ$. This error is due to the finite gains and parasitic capacitors of the active elements.

Conclusion: A dual-input active RC integrator and a differentiator with tuneable time constants have been developed. In both circuits the time constants can be increased by adjusting a single resistor. The use of CFAs as the active element can enable a better frequency response to be obtained than that for a voltage mode operational amplifier. Experimental results have been presented which prove the feasibility of the proposed networks.

© IEE 1999

Electronics Letters Online No: 19991316

DOI: 10.1049/el:19991316

3 September 1999

Jiin-Long Lee and Shen-Iuan Liu (Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, Republic of China)

E-mail: lsi@cc.ee.ntu.edu.tw

References

- 1 SEDRA, A., and BRACKETT, P.O.: 'Filter theory and design: Active and passive' (Matrix, Illinois, 1978)
- 2 KUO, B.C.: 'Automatic control systems' (Prentice-Hall, Englewood Cliffs, NJ, 1982), 4th edn.
- 3 SANYAL, S.K., SARKER, U.C., and NANDI, R.: 'Increased time constant dual-input integrators', *IEEE Trans.*, 1990, **IM-39**, pp. 672–673
- 4 SARKER, U.C., SANYAL, S.K., and NANDI, R.: 'A high-quality dual-input differentiator', *IEEE Trans.*, 1990, **IM-39**, (5), pp. 726–729
- 5 PATRANABIS, D., and GHOSH, S.: 'Integrators and differentiators with current conveyors', *IEEE Trans.*, 1984, **CAS-31**, pp. 567–569
- 6 LEE, J.Y., and TSAO, H.W.: 'True RC integrators based on current conveyors with tuneable time constants using active control and modified loop techniques', *IEEE Trans.*, 1992, **IM-41**, pp. 709–714
- 7 LIU, S.I., and HWANG, Y.S.: 'Dual-input differentiators and integrators with tuneable time constants using current conveyors', *IEEE Trans.*, 1992, **IM-41**, pp. 709–714