



Fabrication of Nanoscale PtO_x/PZT/PtO_x Capacitors by E-beam Lithography and Plasma Etching with Photoresist Mask

Chun-Kai Huang,^a Yen-Hua Chen,^a Yuan-Chang Liang,^a Tai-Bor Wu,^{a,z}
Hsuen-Li Chen,^b and Wen-Chi Chao^c

^aDepartment of Materials Science and Engineering, National Tsing Hua University, Hsinchu, Taiwan

^bDepartment of Materials Science and Engineering, National Taiwan University, Taiwan

^cNational Nano Device Laboratories, HsinChu, Taiwan

Nanoscaling of PtO_x/Pb(Zr_xTi_{1-x})O₃ (PZT)/PtO_x capacitors in well-ordered arrays down to a cell size of 90 × 90 nm was successfully achieved by electron-beam lithography and plasma etching with photoresist mask. Fast etch of PtO_x and PZT layers was obtained with a rate of 165 nm/min in plasma of Ar/Cl₂/10%O₂ and 240 nm/min in Ar/CF₄/30%O₂, respectively. The selectivity of PtO_x to NEB resist was 5.8 and that for PZT was 4.3. Crystallization of PZT film and reduction of PtO_x layer were also observed after post-annealing of the etched specimens. Direct electrical measurement reveals that a good polarization switching characteristic can be retained in the nanoscaled PZT capacitors.

© 2006 The Electrochemical Society. [DOI: 10.1149/1.2162339] All rights reserved.

Manuscript submitted June 15, 2005; revised manuscript received November 16, 2005. Available electronically January 9, 2006.

The fabrication of a large array of ferroelectric thin-film capacitors, such as Pb(Zr_xTi_{1-x})O₃ (PZT) and (Ba_{1-x}Sr_x)TiO₃ (BST), is important for the development of high-density nonvolatile ferroelectric random access memories (FeRAM) and dynamic random access memories.^{1,2} Especially for system-on-chip application, the FeRAM has the potential to replace other standard embedded semiconductor memories due to its high-performance and low-cost advantages.^{3,4} To reach full compatibility of integration with nano-scaled complementary metal oxide semiconductor (CMOS) logic and interconnect circuits for high-density embedded memories beyond G-bit, the ferroelectric capacitor must have a lateral dimension below 100 nm and must retain a high polarization value for large array sensing. Fine patterning ferroelectric cell arrays with lateral size of 100 nm were performed using transformed metalorganic mesa by electron beam (EB) direct writing.^{5,6} Nevertheless, to directly measure the electrical properties and realize the interconnect characteristic, patterning and etching of full capacitor stack consisting of a top electrode is necessary.^{7,8} Ganpule et al. have measured the piezoresponse of PZT capacitors by atomic force microscope (AFM) in a scale down to 100 × 100 nm with Pt/(La,Sr)CoO₃ top electrode, which was patterned by focus ion beam (FIB).⁷ However, the high ion energy may lead to a high density of surface defects and cause properties degradation.⁹ Comparing to FIB patterning, the technique of dry etching with high-density plasma provides a high etch rate and low etch damage with large-area process control capability,¹⁰ which is more appropriate to adopt in fabrication of the array of nanoscale capacitors for mass production of the memories.

Noble metal electrode, such as Pt, is usually used in the ferroelectric capacitors for its good electrical property and high oxidation resistance.¹¹ However, the use of Pt electrodes in high-density memory cells is still not practical due to the difficulty of etching. To solve this problem, the use of PtO_x thin film as a transient template of Pt electrode is considered. The PtO_x films show benefits of high etch rate, selectivity, and etch slope, along with a suppression of sidewall redeposition, as described elsewhere.¹² Improvement in polarization switching characteristic of the PZT capacitors has been also reported due to the release of oxygen from the PtO_x electrode to compensate for the oxygen vacancies in PZT.^{13,14} In this work, the successful fabrication of array of nanoscale PZT capacitors with PtO_x electrode by EB patterning and high-density plasma etching with photoresist mask is demonstrated.

Experimental

A double-layered bottom electrode of PtO_x (50 nm) on top of Pt (100 nm) (abbreviated as PtO_x/Pt, hereafter) was deposited at

150°C on 6 in. TiN/Ti/SiO₂/Si substrate by RF magnetron sputtering of a 4 in. Pt target in pure Ar and, subsequently, in a gas mixture of Ar/O₂ with a ratio of 70/30. The 100 nm thick PZT film was then deposited at room temperature on the PtO_x/Pt electroded substrates. To minimize the etching damage, post annealing to crystallize PZT films was not performed before the capacitor fabrication, which is different to the traditional process.⁶ This is because the grain boundaries at the sidewall may be roughed by ion bombardment, causing the degradation of ferroelectric properties.¹⁵

The multilayered structure was then capped with a 50 nm thick PtO_x film. The films were masked with hexamethyldisilazane (HMDS) primer and then coated with Sumitomo NEB-22 negative photoresist. The EB exposure was carried out using a Leica Weprint 200 stepper. The EB energy was 40 kV with a beam size of 20 nm and the exposure dose was varied from 9 to 16 μC/cm². After developing, the patternized wafers with NEB-resist mask were etched by high-density plasma in a helicon wave etcher with a single step sequence using the gas mixture of Ar/Cl₂/O₂ for PtO_x¹² and Ar/CF₄/O₂ for PZT. After ashing, a two-step annealing process was conducted. First, a rapid thermal annealing (RTA) at 600°C for 5 min under O₂ flow was employed for the crystallization of PZT films. Then, the specimens were annealed in a vacuum chamber with pressure of 5 × 10⁻⁵ Torr at 400°C for 30 min to enhance the oxygen releasing from PtO_x electrode for interfacial defect compensation¹⁴ and the reduction of PtO_x back to Pt for improving the contact resistance for electrical measurements. The crystallization of PZT layer was analyzed by X-ray diffraction (XRD). A stoichiometric composition of Pb(Zr_{0.4}Ti_{0.6})O₃ was also measured for the PZT films on Si substrate from Rutherford backscattering spectrometry (RBS) analysis with 2 MeV He²⁺ ions, as shown in Fig. 1. In addition, the sidewall angle of the fully etched features and the etch morphology of the capacitors were observed by field-emission scanning electron microscopy (FESEM). The electrical property of the individual capacitor stack was measured with TF-2000 analyzer linking to ultrahigh vacuum atomic force microscope (UHV-AFM).

Results and Discussion

The dependence of the critical dimension of dot size of NEB resist on the exposure electron-beam dosage is shown in Fig. 2. The process window of dot size can be observed from the dosage-fitting curve. The process window decreases from 3 to 1 μC/cm² as the designed cell size shrinks down from 300 to 90 nm, which reveals the process complexity.

Figure 3a shows the etch rates of PtO_x and NEB resist, as well as their etch selectivity, as a function of O₂ content in the Ar/Cl₂/O₂ gas mixture at a flow rate of 40 sccm. The etching parameters of the source power, bias power, and gas pressure were kept constant at 2100 W, 250 W, and 5 mTorr, respectively. Additional O₂ is used in

^z E-mail: tbwu@mse.nthu.edu.tw




Figure 1. RBS spectra for scattering 2 MeV He^{2+} ions of stoichiometric $\text{Pb}(\text{Zr}_{0.4}\text{Ti}_{0.6})\text{O}_3$ films on Si substrate.

the plasma to suppress the sidewall redeposition,⁵⁻¹² although it also increases the etch rate of NEB resists and decreases the selectivity. The maximum etching rate of PtO_x films is around 165 nm/min at the addition of 10% O_2 , and the etching selectivity can reach to an optimum value of 5.8. The etch rates of PZT and NEB resist, and their selectivity are also shown in Fig. 3b. The etching parameters of the source power, bias power and gas pressure were kept constant at 2500 W, 150 W, and 5 mTorr, respectively. The maximum etching rate of PZT is 240 nm/min at the addition of 30% O_2 into the gas of $\text{Ar}(50\%)/(\text{50}\%)\text{CF}_4$, and the selectivity is around a value of 4.3. The addition of O_2 leads to an increase of F radicals, and thus enhances the etch ability. However, the etch rate decreases when too much O_2 is added into the mixed gas, obviously due to the reduction of Ar-ion concentration causing the loss of physical bombardment effect, and leading to a poor selectivity between PZT and NEB.

The micrographs of the etched PZT capacitors with lateral size decreasing from 300 to 90 nm were observed via FESEM, as shown in Fig. 4. A well-ordered array of PZT capacitors was obtained without sidewall residue and fences redeposition. Each cell still has a taper sidewall angle over 75° . The thickness of PZT film for 90×90 nm capacitor was 90 nm and the thickness of PZT film for 300×300 nm capacitor was 100 nm. Rounded cells were found




Figure 2. Dependence of the critical dimension of dot size of NEB resist as a function of exposure electron-beam dosages.




Figure 3. Etch rate of (a) PtO_x and NEB and their etching selectivity as a function of O_2 content in the $\text{Ar}/(20\%)\text{Cl}_2/\text{O}_2$ plasma, and (b) PZT and NEB and their etching selectivity as a function of O_2 content in the $\text{Ar}/(50\%)\text{CF}_4/\text{O}_2$ plasma.

when the dimension was scaled down to less than 300 nm, which is because the corners of NEB-resist mask are more rapidly etched off




Figure 4. SEM showing (a) single cell capacitor (300 nm lateral size), (b) a cell array (90 nm lateral size), and (c) the cross-sectional view of PtO_x/PZT capacitor (90 nm feature size).




Figure 5. XRD patterns of as-deposited and postannealed $\text{PtO}_x/\text{PZT}/\text{PtO}_x/\text{Pt}$ thin films.

by the O_2 -additive plasma. Figure 5 shows the XRD patterns of the PZT capacitors on the Si substrate before and after the two-step annealing process. The PZT layers are well crystallized into perovskite phase. The reduction of PtO_x layers into crystalline Pt is also observed, which can be confirmed from the appearance of Pt(200) peak.¹⁴

The hysteresis loops of polarization vs applied electrical field (P-E) were directly measured from the nanoscaled capacitors. In the measurement, a conductive Pt-coated cantilever was used, and an enhanced compensation procedure was adopted to eliminate the parasitic capacitance of setup, which was obtained from an open measurement by lifting the cantilever due to its linear character.¹⁶ Figure 6a shows the measured P-E hysteresis loops after elimination of parasitic value, which exhibits the satisfactory result after compensation. The results of the capacitors with different feature size are also shown in Fig. 6b. All of them have a high P_r value and no size effects were observed down to 90 nm. However, the shape of hysteresis loops for feature size below 150 nm were distorted, which is most likely due to the worse signal to noise ratio influencing the accuracy of measured polarization value.¹⁶

In summary, fabrication of nanoscale PZT capacitor array down to 90×90 nm using PtO_x top electrode was successfully achieved by EB lithography and plasma etching with photoresist mask. Direct electrical measurements reveal that a good polarization switching characteristic is retained in the nanoscale ferroelectric capacitors. The result indicates that the integration of PZT capacitor array in nanoscale is feasible for fabricating high-density ferroelectric memory with the use of $\text{PtO}_x/\text{PZT}/\text{PtO}_x$ capacitor configuration.

Acknowledgments

The authors thank Dr. Stephan Tiedke and Thorsen Schmitz of aixACCT System for the measurement and discussion of the electric properties. The work was supported by Taiwan Semiconductor Manufacturing Company under project no. 92A0174J4.

National Tsing Hua University assisted in meeting the publications costs of this article.

References

1. J. F. Scott and C. A. Paz de Araujo, *Science*, **246**, 1400 (1989).
2. P. C. Joshi and S. B. Krupanidhi, *Appl. Phys. Lett.*, **61**, 1525 (1992).
3. S. R. Summerfelt, T. S. Moise, G. Xing, L. Colombo, T. Sakoda, S. R. Gilbert, A.




Figure 6. (a) P-E hysteresis loops obtained from capacitor stack of 90×90 nm feature size after compensation and (b) compensated P-E hysteresis loops measured from capacitors with different feature size.

- L. S. Loke, S. Ma, L. A. Wills, R. Kavari, T. Hsu, J. Amano, S. T. Johnson, D. J. Vesteyk, M. W. Russell, S. M. Bilodeau, and P. van Buskirk, *Appl. Phys. Lett.*, **79**, 4004 (2001).
4. H.-L. Lung, S. C. Lai, H. Y. Lee, T.-B. Wu, R. Liu, and C.-Y. Lu, *IEEE Trans. Electron Devices*, **51**, 91 (2004).
5. M. Alexe, C. Harnagea, D. Hesse, and U. Gösele, *Appl. Phys. Lett.*, **75**, 1793 (1999).
6. M. Hiratani, C. Okazaki, H. Hasegawa, N. Sugii, Y. Tarutani, and K. Takagi, *Jpn. J. Appl. Phys., Part 1*, **36**, 5219 (1997).
7. C. S. Ganpule, A. Stanishevsky, Q. Su, S. Aggarwal, J. Melngailis, E. Williams, and R. Ramesh, *Appl. Phys. Lett.*, **75**, 409 (1999).
8. S. Kishii, H. Miyazawa, Y. Katoh, N. Misawa, T. Eshita, and Y. Arimoto, in *VLSI Technology Digest*, p. 143 (1999).
9. S. Bühlmann, B. Dwir, J. Baborowski, and P. Muralat, *Appl. Phys. Lett.*, **80**, 3195 (2002).
10. S.-W. Lee, S.-H. Joo, S. L. Cho, Y.-H. Son, K.-M. Lee, S.-D. Nam, K.-S. Park, Y.-T. Lee, J.-S. Seo, Y.-D. Kim, H.-G. An, H.-J. Kim, Y.-J. Jung, J.-E. Heo, M.-S. Lee, S.-O. Park, U.-I. Chung, and J.-T. Moon, *Jpn. J. Appl. Phys., Part 1*, **41**, 6749 (2002).
11. K. Prume, A. Roelofs, T. Schmitz, B. Reichenberg, S. Tiedke, and R. Waser, *Jpn. J. Appl. Phys., Part 1*, **41**, 7198 (2002).
12. C.-K. Huang and T.-B. Wu, *Appl. Phys. Lett.*, **83**, 3147 (2003).
13. K. Lee, B. R. Rhee, and C. Lee, *Appl. Phys. Lett.*, **79**, 821 (2001).
14. C.-L. Liu, Z.-Y. Lee, T.-B. Wu, S.-L. Lung, and R. Liu, *Jpn. J. Appl. Phys., Part 1*, **41**, 6054 (2002).
15. C. Soyer, E. Cattani, D. Rèmes, and M. Guilloux-Viry, *J. Appl. Phys.*, **92**, 1048 (2002).
16. S. Tiedke, T. Schmitz, K. Prume, A. Roelofs, T. Schneller, U. Kall, R. Waser, C. S. Ganpule, V. Nagarajan, A. Stanishevsky, and R. Ramesh, *Appl. Phys. Lett.*, **79**, 3678 (2001).