Skip navigation
中文
English
DSpace
CRIS
首頁
單位
研究人員
研究成果檢索
分類瀏覽
單位
研究人員
研究成果檢索
學術出版
幫助
登入
中文
English
NTU Scholars
研究成果檢索
瀏覽 的方式: 作者
或是輸入前幾個字:
跳到:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
排序方式:
升冪
降冪
結果/頁面
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
作者/紀錄:
全部
1
5
10
15
20
25
30
35
40
45
50
顯示 133 到 152 筆資料,總共 225 筆
< 上一頁
下一頁 >
公開日期
標題
作者
來源出版物
scopus
WOS
全文
2007
Influence of STI-induced mechnical stress in kink effect of 65nm PD SOI CMOS devices
I. Lin; V. Su; J. Kuo; R. Lee; G. Lin; D. Chen; C. Yeh; C. Tsai; M. Ma; JAMES-B KUO
Electron Devices and Solid State State Circuits (EDSSC) Conf
1
0
2007
Investigation of Substrate Noise Isolation Solutions in Deep Submicron CMOS Technology
H. Lin; J. Kuo; r. Sobot; M. Syrzycki; JAMES-B KUO
Canadian Conference on Electrical and Computer Engineering
2
0
2014
Leakage Power Consumption Reduction Strategy (PCRS) Using Mixed-Vth (MVT) Cells for Low-Voltage/Low-Power SOC
G. Lin; C. B. Hsu; J. B. Kuo; JAMES-B KUO
Asia Pacific CSEE Conference
1994
Low-voltage BiCMOS dynamic minimum circuit using a parallel comparison algorithm for fuzzy controllers
Wang, J.Y.; Chen, Y.G.; KuoJB
Electronics Letters
1
0
1999
Low-Voltage CMOS VLSI Circuits
J. B. Kuo; J. H. Lou; JAMES-B KUO
2001
Low-Voltage Content Addressable Memory Cell with a Fast Tag-Compare Capability Using Partially-Depleted SOI CMOS Dynamic-Threshold Techniques
J. B. Kuo; S. C. Liu; JAMES-B KUO
2007
Low-Voltage Single-Phase Clocking Adiabatic DCVS Logic Circuit with Pass Gate Logic
E. K. Loo; J. B. Kuo; M. Syrzycki; JAMES-B KUO
Canadian Conference on Electrical and Computer Engineering
2010
Low-Voltage SOI CMOS DTMOS/MTCMOS Circuit Technique for Design Optimization of Low-power SOC Applications
W.C.H. Lin; J. B. Kuo; JAMES-B KUO
ISCAS
0
0
2004
Low-Voltage SOI CMOS VLSI Devices and Circuits
J. B. Kuo; S. C. Lin; JAMES-B KUO
2001
Low-Voltage SOI CMOS VLSI Devices and Circuits
J. B. Kuo; S. C. Lin; JAMES-B KUO
2013
Modeling Advanced PD SOI CMOS Devices
J. B. Kuo; JAMES-B KUO
NSC Seminar
2012
Modeling Hot-Carrier-Induced Reliability of Poly-silicon Thin Film Transistors
L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO
IEEE International Conference on Electron Devices and Solid State Circuit
0
0
2018
Modeling of Breakdown Voltage for SOI Trench LDMOS Device Based on Conformal Mapping
Wang Y; Wang Z; Bai T; Kuo J.B.; JAMES-B KUO
IEEE Transactions on Electron Devices
15
14
1999
Modeling of Deep-Submicron SOI CMOS VLSI Devices
J. B. Kuo; JAMES-B KUO
National Science Council Monthly
2001
Modeling of Single-Transistor Latch Behavior in Partially-Depleted (PD) SOI CMOS Devices Using a Concise SOI-SPICE Model
J. B. Kuo; S. C. Lin; JAMES-B KUO
International Conference on Semiconductor IC Technology (ICSICT)
1
0
2018
Modeling power vertical high-k MOS device with interface charges via superposition methodology-breakdown voltage and specific ON-resistance
Wang Z; Wang X; Kuo J.B.; JAMES-B KUO
IEEE Transactions on Electron Devices
9
9
2007
Modeling the Drain Current of DG FD SOI NMOS Devices with N+/P+ Top/Bottom Gate
C. H. Hsu; J. B. Kuo; JAMES-B KUO
Electron Devices and Solid State State Circuits (EDSSC) Conf
0
0
2010
Modeling the Floating-Body-Effect-Induced Drain Current Behavior of 40nm PD SOI NMOS Device Via SPICE BJT/MOS Model Approach
J. S. Su; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
EUROSOI
2009
Modeling the Floating-Body-Effect-Induced Drain Current Behavior of PD SOI NMOS Device Via SPICE BJT/MOS Model Approach
J. S. Su; J. B. Kuo; JAMES-B KUO
Compact TFT Modeling Workshop
0
0
2011
Modeling the Floating-Body-Effect-Related Transient Behavior of 40nm PD SOI NMOS Device via the SPICE Bipolar/MOS Model
S. W. Fang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
International Semiconductor Device Research Symposium ISDRS
1
0