https://scholars.lib.ntu.edu.tw/handle/123456789/154655
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Lin, Ming-Hung | en_US |
dc.contributor.author | LI-CHEN FU | en_US |
dc.creator | Lin, Ming-Hung; Fu, Li-Chen | - |
dc.date | 2000 | en |
dc.date.accessioned | 2009-02-25T03:07:19Z | - |
dc.date.accessioned | 2018-07-06T15:24:38Z | - |
dc.date.available | 2009-02-25T03:07:19Z | - |
dc.date.available | 2018-07-06T15:24:38Z | - |
dc.date.issued | 2000 | - |
dc.identifier.issn | 00207543 | - |
dc.identifier.uri | http://ntur.lib.ntu.edu.tw//handle/246246/141050 | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034692664&doi=10.1080%2f002075400418270&partnerID=40&md5=64e8c126d6ec282f82a47cea8c489ddc | - |
dc.description.abstract | This study presents a generalized stochastic coloured timed Petri net(GSCTPN) to model an IC wafer fabrication system. According to the GSCTPN, it models the dynamic behaviours of the IC fabrication system, such as loading, reentrant processing, unloading and machine failure. Furthermore, modular and synthesis techniques are used to construct a large and complex system model. The two major sub-models are the Process-Flow Model and the Transportation Model. The Transportation Model incorporates a simple motion-planning rule and a collision avoidance strategy to solve the variable speed and traffic jam problems of vehicles. This work also describes a simulation based performance analysis and schedule adjustment. To demonstrate the promise of the proposed work, this study makes actual Taiwanese IC wafer fabrication systems the target plant layout for implementation. © 2000 Taylor & Francis Group, LLC. | - |
dc.format | application/pdf | en |
dc.format.extent | 646294 bytes | - |
dc.format.mimetype | application/pdf | - |
dc.language | en | en |
dc.language.iso | en_US | - |
dc.relation | International Journal of Production Research 38 (14): 3305-3341 | en |
dc.relation.ispartof | International Journal of Production Research | - |
dc.subject.other | Computer simulation; Fabrication; Performance; Petri nets; Semiconductor device manufacture; Silicon wafers; Process-flow model; Integrated circuit manufacture | - |
dc.title | Modelling, control and simulation of an IC wafer fabrication system: a generalized stochastic coloured timed Petri Net approach | en |
dc.type | journal article | en |
dc.identifier.doi | 10.1080/002075400418270 | - |
dc.identifier.scopus | 2-s2.0-0034692664 | - |
dc.relation.pages | 3305-3341 | - |
dc.relation.journalvolume | 38 | - |
dc.relation.journalissue | 14 | - |
dc.identifier.uri.fulltext | http://ntur.lib.ntu.edu.tw/bitstream/246246/141050/1/16.pdf | - |
item.fulltext | with fulltext | - |
item.cerifentitytype | Publications | - |
item.openairetype | journal article | - |
item.languageiso639-1 | en_US | - |
item.openairecristype | http://purl.org/coar/resource_type/c_6501 | - |
item.grantfulltext | open | - |
crisitem.author.dept | Electrical Engineering | - |
crisitem.author.dept | Computer Science and Information Engineering | - |
crisitem.author.dept | Center for Artificial Intelligence and Advanced Robotics | - |
crisitem.author.orcid | 0000-0002-6947-7646 | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | Others: University-Level Research Centers | - |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。