https://scholars.lib.ntu.edu.tw/handle/123456789/154779
標題: | Global elimination algorithm and architecture design for fast block matching motion estimation | 作者: | Huang, Yu-Wen SHAO-YI CHIEN Hsieh, Bing-Yu LIANG-GEE CHEN |
關鍵字: | Block matching; Global elimination algorithm (GEA); Motion estimation (ME); Successive elimination algorithm (SEA) | 公開日期: | 2004 | 卷: | 14 | 期: | 6 | 起(迄)頁: | 898-907 | 來源出版物: | IEEE Transactions on Circuits and Systems for Video Technology | 摘要: | This paper presents a new block matching motion estimation algorithm and its VLSI architecture design. The proposed global elimination algorithm (GEA) was derived from successive elimination algorithm (SEA), which can skip unnecessary sum of absolute difference (SAD) calculation by comparing minimum SAD with subsampled SAD (SSAD). Our basic idea is to separate the decision of early termination and SAD calculation for each candidate block to make data flow more regular and suitable for hardware. In short, we first compare the rough characteristics of all candidate blocks with the current block (SSAD). In turn, we select several best roughly matched candidate blocks to re-compare them with the current block by using detailed characteristics (SAD). Other features of GEA include fixed processing cycles, no initial guess, and high video quality (almost the same as full search). Unlike other fast algorithms, the mapping of GEA to hardware is very simple. We proposed an architecture that is composed of a systolic part to efficiently compute SSAD, an adder tree to support both SSAD and SAD calculations, and a comparator tree to avoid expensive sorting circuits. Simulation results show that our design is much more area efficient than many full-search architectures while maintaining high video quality and processing capability. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942685407&doi=10.1109%2fTCSVT.2004.828321&partnerID=40&md5=9d81ac4524caa43fcea66a7f00630d3d http://scholars.lib.ntu.edu.tw/handle/123456789/309284 http://ntur.lib.ntu.edu.tw/bitstream/246246/141440/1/25.pdf |
ISSN: | 10518215 | DOI: | 10.1109/TCSVT.2004.828321 | SDG/關鍵字: | Block matching; Global elimination algorithm (GEA); Motion estimation (ME); Successive elimination algorithm (SEA); Algorithms; Computational methods; Computer simulation; Image coding; Image quality; Signal to noise ratio; Standards; Systolic arrays; VLSI circuits; Motion estimation |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。