https://scholars.lib.ntu.edu.tw/handle/123456789/174600
標題: | 一個低耗能且可靠之網路晶片路由器設計 Design of a Low-Power Reliable Network-On-Chip Router |
作者: | 陳承錦 Chen, Cheng Chin |
關鍵字: | 可靠;網路晶片;路由器;NoC;Network-on-Chip;Router;Fault Tolerance | 公開日期: | 2008 | 摘要: | 本篇論文提出一便於擴展之網路晶片路由器硬體架構之設計。此路由器之設計重點有二:其一為減少平均晶片上封包傳輸之延遲時間,其二為依資料傳輸為導向及非固定之設計趨勢提供一可靠性設計之折衷方法。論文所提出之路由器設計包含三部分貢獻;第一個部分,路由器使用圖形上二分法配對之想法,並提出一套可維持最大配對可能性的準則下之化簡規則,簡化晶片網路系統上的配置問題。第二個部分,此路由器之設計重新定義了晶片網路上之環境資訊,並提出一資料之可流動性概念,可適用於多種不同路由及仲裁演算法,以便於避免及疏導晶片上之封包傳輸所造成之擁塞。此論文的最後一部分在於,從每一可用單位傳輸資料所需耗費之能量及資料吞吐量下降之統計資訊,以不同的效能折衷比較方法考慮不同的錯誤更正及控制單元,重新考慮重覆傳輸緩衝器之設計。最後,由硬體路由器之實現結果顯示了平均晶片上封包傳輸延遲時間的改進,及在合理的支耗之下提出具可靠性傳輸之設計。 A scalable hardware router design for Network-on-Chip is proposed in this Thesis. The router is designed with an emphasis on reducing average packet latency and on determining reliability design tradeoffs with respect to a communication-centric and non-deterministic design.he contributions of this router design are threefold. First, the router uses bipartite matching graphs and proposes a set of reductions to reduce the Network-on-Chip allocation problem while retaining the possibility of maximum matching. Next, the router redefines network information for both congestion avoidance and relief purposes by introducing a fluidity concept that can be adapted to many routing and arbitration algorithms. This work also reconsiders the effects of retransmission buffers on energy per useful bit and throughput degradation statistics while presenting a different set of performance tradeoffs geared towards comparing different error correction control schemes. Finally, the hardware router implementation results demonstrate improvements in average packet latency and design for reliability with reasonable increase in overhead. |
URI: | http://ntur.lib.ntu.edu.tw//handle/246246/189123 |
顯示於: | 電子工程學研究所 |
檔案 | 描述 | 大小 | 格式 | |
---|---|---|---|---|
ntu-97-R95943171-1.pdf | 23.32 kB | Adobe PDF | 檢視/開啟 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。