https://scholars.lib.ntu.edu.tw/handle/123456789/294602
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Shanq-Jang Ruan, | en_US |
dc.contributor.author | Jen-Chiun Lin, | en_US |
dc.contributor.author | Po-Hung Chen, | en_US |
dc.contributor.author | Kun-Lin Tsai, | en_US |
dc.contributor.author | FEI-PEI LAI | en_US |
dc.creator | Shanq-Jang Ruan,;Jen-Chiun Lin,;Po-Hung Chen,;Kun-Lin Tsai,;Feipei Lai, | - |
dc.date.accessioned | 2018-09-10T03:51:00Z | - |
dc.date.available | 2018-09-10T03:51:00Z | - |
dc.date.issued | 2001-05 | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035023223&doi=10.1109%2fiscas.2001.922100&partnerID=40&md5=ba0bd0f390e693559149d880d3bfd881 | - |
dc.description.abstract | Partitioning circuits for low power design at the logic level has been proposed as a very effective technique. However, the increased area of latches for duplicated input of multiple partitions always offsets the advantage. In this paper we propose a novel Partition-Codec Architecture to achieve low power and small area. The approach is based on evenly partition the output vectors by the corresponding input variables and re-assigning the output vectors of each partition to minimize the number of input vectors and Hamming distance of each partition, and one of the active decoders returns the value to its original output. Given a combinational circuit described by PLA, we develop a global-encoding algorithm, which consists of partition and re-assigning routines to synthesize the Parition-Codec Architecture to achieve low power and small area. Experimental results show that up to 69.5% power reduction, as well as 60.9% area decreased and average 35.7% power saving with 58.4% area reduction are achievable. © 2001 IEEE. | - |
dc.language | en | en |
dc.relation.ispartof | 2001 IEEE International Symposium on Circuits and Systems | en_US |
dc.source | AH-anncc | - |
dc.subject.other | Electric power supplies to apparatus; Hamming distance; Integrated circuit manufacture; Timing circuits; Algorithms; Code converters; Printed circuit design; Vectors; Area reduction; Circuit designs; Encoding algorithms; Input variables; Low-power design; Output vectors; Power reductions; Power savings; Low power electronics; Integrated circuit layout; Partition-codec architecture | - |
dc.title | Synthesis of Partition-codec Architecture for Low Power and Small Area Circuit Design | - |
dc.type | conference paper | en |
dc.identifier.doi | 10.1109/iscas.2001.922100 | - |
dc.identifier.scopus | 2-s2.0-0035023223 | - |
dc.relation.pages | 523-526 | - |
item.openairetype | conference paper | - |
item.openairecristype | http://purl.org/coar/resource_type/c_5794 | - |
item.cerifentitytype | Publications | - |
item.fulltext | no fulltext | - |
item.grantfulltext | none | - |
crisitem.author.dept | Biomedical Electronics and Bioinformatics | - |
crisitem.author.dept | Computer Science and Information Engineering | - |
crisitem.author.dept | Electrical Engineering | - |
crisitem.author.orcid | 0000-0003-0179-7325 | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
顯示於: | 生醫電子與資訊學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。