https://scholars.lib.ntu.edu.tw/handle/123456789/355797
標題: | A 0.077 to 0.168 nJ/bit/iteration scalable 3GPP LTE turbo decoder with an adaptive sub-block parallel scheme and an embedded DVFS engine | 作者: | Cheng, C.-C. Tsai, Y.-M. Chen, L.-G. Ch rakasan, A.P. LIANG-GEE CHEN |
公開日期: | 2010 | 來源出版物: | Custom Integrated Circuits Conference | 摘要: | 3GPP LTE requires a 100 Mbps of peak bandwidth, and the instantaneous throughput demand changes with different applications. Fixed sub-block parallel turbo decoding scheme introduces bit-error rate (BER) performance drop when the block length is short. In this paper, an LTE turbo decoder implemented on a 0.66 mm2 die in a 65 nm CMOS technology is presented. An adaptive sub-block parallel (ASP) decoding scheme that improves the BER performance by up to 2.7 dB while maintaining the same parallelism is developed. A DVFS engine combining with an early-termination scheme is also developed. It generates the supply voltage and the clock rate that lead to the lowest energy consumption given the output bandwidth requirement. The measured energy consumption is 0.077∼0.168 nJ per bit per iteration and 0.39∼0.85 nJ per bit. © 2010 IEEE. |
URI: | http://www.scopus.com/inward/record.url?eid=2-s2.0-78649832503&partnerID=MN8TOARS http://scholars.lib.ntu.edu.tw/handle/123456789/355797 |
DOI: | 10.1109/CICC.2010.5617396 | SDG/關鍵字: | 100 Mbps; 3gpp lte; 65nm CMOS technology; Bandwidth requirement; BER performance; Block lengths; Clock rate; Decoding scheme; Demand changes; Energy consumption; Parallel scheme; Sub-blocks; Supply voltages; Turbo decoders; Turbo decoding; Bit error rate; CMOS integrated circuits; Energy utilization; Integrated circuit manufacture; Integrated circuits; Mobile telecommunication systems; Decoding |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。