https://scholars.lib.ntu.edu.tw/handle/123456789/379866
標題: | A 0.004mm2 single-channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS | 作者: | Tai, H.-Y. Tsai, P.-Y. Tsai, C.-H. HSIN-SHU CHEN |
關鍵字: | Analog to digital converter (ADC); Metastability; Redundancy; Successive approximation register (SAR) | 公開日期: | 2013 | 起(迄)頁: | 277-280 | 來源出版物: | 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013 | 摘要: | A 6-bit 1.25GS/s single-channel asynchronous SAR ADC skipping the comparator metastability is presented. A delay-shift technique is proposed to shift the comparator delay to generate the 1.5-bit redundancy range and to accelerate the comparison speed. It compensates the dynamic offset by the redundancy. This ADC in 40nm CMOS technology achieves 37.1dB peak SNDR and consumes 5.3mW at 1.2V supply. It results in an FoM of 73fJ/conversion-step. Due to no extra calibration circuit, the core circuit only occupies an area of 0.004mm2. © 2013 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893529933&doi=10.1109%2fASSCC.2013.6691036&partnerID=40&md5=a951dff6011306b39555b44cc326414b http://scholars.lib.ntu.edu.tw/handle/123456789/379866 |
DOI: | 10.1109/ASSCC.2013.6691036 | SDG/關鍵字: | 40nm cmos; Analog to digital converters; Calibration circuits; Core circuit; Metastabilities; SAR ADC; Single-channel; Successive approximation register; Analog to digital conversion; CMOS integrated circuits; Comparators (optical); Redundancy |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。