https://scholars.lib.ntu.edu.tw/handle/123456789/427897
標題: | A 2.4-GHz dual-mode resizing power amplifier with a constant conductance output matching | 作者: | W.-L. Ou Y.-K. Tsai P.-Y. Tseng LIANG-HUNG LU |
關鍵字: | Dual-mode; PAE enhancement; Power amplifier; Power back-off; Transformer; Transistor resizing | 公開日期: | 2017 | 卷: | 2017-September | 起(迄)頁: | 258-261 | 來源出版物: | International System on Chip Conference | 會議論文: | 30th IEEE International System on Chip Conference, SOCC 2017 | 摘要: | A 2.4-GHz dual-mode power amplifier with transistor resizing is proposed. The proposed technique keeps the conductance for optimum power-matching constant in both modes. By introducing transformers and capacitors, the 50-ohm load is matched to near-optimal impedances for size-scaling MOS transistors. Using a 0.18-pm CMOS process, the proposed PA demonstrates a PAE enhancement of 2.7×/2.3× respectively at 6.5-dB/9-dB transmitting power back-off. © 2017 IEEE. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/427897 https://www.scopus.com/inward/record.uri?eid=2-s2.0-85044268416&doi=10.1109%2fSOCC.2017.8226053&partnerID=40&md5=ca1846a82f4183ca79b261bdb019e9df |
ISSN: | 21641676 | DOI: | 10.1109/socc.2017.8226053 | SDG/關鍵字: | Programmable logic controllers; CMOS processs; Dual modes; Near-optimal; Output matching; Power back offs; Power matching; Transformer; Transmitting power; Power amplifiers |
顯示於: | 電子工程學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。