https://scholars.lib.ntu.edu.tw/handle/123456789/484479
標題: | A memory management unit and cache controller for the MARS system | 作者: | Wu, C.-Y. Parng, T.-M. FEI-PEI LAI |
公開日期: | 1990 | 起(迄)頁: | 200-208 | 來源出版物: | Proceedings of the Annual International Symposium on Microarchitecture, MICRO | 摘要: | For large caches, the interaction between cache access and address translation affects the machine cycle time and the access time to memory. The physically addressed caches slow down the cache access due to the virtual address translation. The virtually addressed caches is faster, but the synonym problem is difficult to handle. By some software constraints and hardware support, our virtually addressed physically tagged caches can achieve the same speed as traditional virtually addressed cache and solve the synonym problem. The design of delayed miss signal makes the TLB access depart from the critical path of the cache access. A simple method to solve the TLB coherence is implemented in this chip and only a little hardware is required. © 1990 IEEE Computer Society. All rights reserved. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85051136713&doi=10.1109%2fMICRO.1990.151443&partnerID=40&md5=e2c9186d3c3946b30722ef4786c56718 | DOI: | 10.1109/MICRO.1990.151443 | SDG/關鍵字: | Hardware; Memory management units; Microprogramming; Physical addresses; Semantics; Virtual addresses; Address translation; Cache access; Cache controller; Critical Paths; Hardware supports; Large caches; Machine cycle; SIMPLE method; Cache memory |
顯示於: | 生醫電子與資訊學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。