https://scholars.lib.ntu.edu.tw/handle/123456789/487737
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Yang, C.-L. | en_US |
dc.contributor.author | Lee, C.-H. | en_US |
dc.contributor.author | CHIA-LIN YANG | en_US |
dc.date.accessioned | 2020-05-04T07:27:41Z | - |
dc.date.available | 2020-05-04T07:27:41Z | - |
dc.date.issued | 2004 | - |
dc.identifier.uri | https://scholars.lib.ntu.edu.tw/handle/123456789/487737 | - |
dc.description.abstract | Power consumption is an important design issue of current embedded systems. It has been shown that the instruction cache accounts for a significant portion of the power dissipation of the whole chip. Several studies propose to add a cache (L0 cache) that is very small relative to the conventional L1 cache on chip for power optimization since a smaller cache has lower load capacitance. However, energy savings often come at the cost of performance degradation. In this paper, we propose a novel instruction cache architecture, the HotSpot cache, that achieves energy savings without sacrificing performance. The HotSpot cache identifies frequently accessed instructions dynamically and stores them in the L0 cache. Other instructions are placed only in the L1 cache. A steering mechanism is employed to direct an instruction to its allocated cache in the instruction fetch stage. The simulation results show that the HotSpot cache can achieve 52% instruction cache energy reduction on the average for a set of multimedia applications without performance degradation. © 2004 ACM. | - |
dc.relation.ispartof | Proceedings of the International Symposium on Low Power Electronics and Design | - |
dc.subject | Embedded Systems; Instruction Cache; Low Power Design | - |
dc.subject.classification | [SDGs]SDG7 | - |
dc.subject.other | Cache memory; Design; Electric power supplies to apparatus; Energy conservation; Low power electronics; Power electronics; Instruction caches; Instruction fetch; Low-power design; Multimedia applications; Performance degradation; Power Optimization; Steering mechanisms; Temporal and spatial; Embedded systems | - |
dc.title | HotSpot Cache: Joint Temporal and Spatial Locality Exploitation for I-Cache Energy Reduction | en_US |
dc.type | conference paper | en |
dc.identifier.doi | 10.1109/LPE.2004.240812 | - |
dc.identifier.url | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932139349&doi=10.1109%2fLPE.2004.240812&partnerID=40&md5=f3a705dcb062bd13ef7bbf73286c3fe3 | - |
dc.relation.pages | 114-119 | - |
dc.relation.journalvolume | 2004-January | - |
dc.relation.journalissue | January | - |
item.fulltext | no fulltext | - |
item.cerifentitytype | Publications | - |
item.openairecristype | http://purl.org/coar/resource_type/c_5794 | - |
item.grantfulltext | none | - |
item.openairetype | conference paper | - |
crisitem.author.dept | Computer Science and Information Engineering | - |
crisitem.author.dept | Networking and Multimedia | - |
crisitem.author.dept | Electronics Engineering | - |
crisitem.author.dept | MediaTek-NTU Research Center | - |
crisitem.author.orcid | 0000-0003-0091-5027 | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | College of Electrical Engineering and Computer Science | - |
crisitem.author.parentorg | Others: University-Level Research Centers | - |
顯示於: | 資訊工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。