https://scholars.lib.ntu.edu.tw/handle/123456789/502240
Title: | Architecture and circuit design of parallel processing elements for de novo sequence assembly | Authors: | Huang, Y.-L. Liu, C.-S. Li, Y.-C. Lu, Y.-C. YI-CHANG LU |
Issue Date: | 2013 | Start page/Pages: | 50-54 | Source: | International System on Chip Conference | URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/502240 | DOI: | 10.1109/SOCC.2013.6749659 |
Appears in Collections: | 電機工程學系 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.