https://scholars.lib.ntu.edu.tw/handle/123456789/581141
標題: | A 1.22 mW 2.4 GHz PLL Using a Single-Ring-Oscillator-Based Integrator with Background Frequency Calibration | 作者: | Su G.-Y Liu S.-I. SHEN-IUAN LIU |
關鍵字: | Calibration; Phase locked loops; Background frequencies; Figure of merits; In-band phase noise; Offset frequencies; Phase Locked Loop (PLL); Power efficiency; Root mean square jitter; Temperature variation; Phase noise | 公開日期: | 2020 | 卷: | 67 | 期: | 7 | 起(迄)頁: | 2169-2179 | 來源出版物: | IEEE Transactions on Circuits and Systems I: Regular Papers | 摘要: | A phase-locked loop (PLL) using a single-ring-oscillator-based integrator with background frequency calibration is presented. By introducing the single-ring-oscillator-based integrator, the in-band phase noise and the power efficiency of the PLL are improved. With background frequency calibration, it allows this PLL to tolerate process, supply voltage, and temperature variations. Moreover, the reference spur will be improved by using timing orthogonal scheme. This PLL is fabricated in 40-nm CMOS process which occupies an active area of 0.0011mm2. Its power consumption is 1.22mW from a 1V supply voltage. The measured phase noise is-100dBc/Hz,-108dBc/Hz and-110dBc/Hz at the offset frequencies of 100kHz, 1MHz, and 10MHz, respectively. The integrated root-mean-square jitter is 1.5psrms, and this PLL achieves a figure-of-merit of-235.6dB. ? 2004-2012 IEEE. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85088106026&doi=10.1109%2fTCSI.2020.2975362&partnerID=40&md5=caaabe7e2518025fa0eba31e03ccde30 https://scholars.lib.ntu.edu.tw/handle/123456789/581141 |
ISSN: | 15498328 | DOI: | 10.1109/TCSI.2020.2975362 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。