a standard 1.2µm CMOS technology, and the parasitic capacitances have been extracted from a layout which will be used for the integration of a multilayer perceptron with on-chip learning. The size of a complete 5bit storage cell is $120 \mu m \times 69 \mu m$ (120 μm \times 19µm for the current sources). The weighted current sources are made, respectively, of 8-, 4-, 2-, 1-unit transistors in parallel and 2unit transistors in series for the LSB This configuration optimises the active-to-total area ratio and consequently the current sources matching. Fig. 3 shows the transient simulation of a 4bit version of this storage cell, with $I_{LSB} = 1$ nA. The initial state of the cell is B = 1100 (or Bb = 0011), which represents a stored current of 12nA. The input current to the cell before conversion is $|I_w|$ 5.1 nA, which must produce the code B = 0101 (or Bb = 1010). This situation shows the four possible bit transitions. The input current I_{in3} is the drain current of M_C . The complete conversion cycle can be described as follows: (3) $I_{MSB} = I_{B3}$ is larger than I_{in3} and pulls Bb_3 high; (2) the input current to cell 2 is $I_{in2} = I_{in3}$ and Bn_2 is pulled down, which maintains Bb_2 low. The mirror output I_{12} is partice or equivalent, which minimum B_{12} is the result of the distribution of the transistor M_c unsaturates to the value $I_{g2} = 4nA_i$ (1) the input current I_{in1} of cell 1 is then $I_{in3} - I_{B2} = 1.1nA < I_{B1} = 2nA$. The internal node B_{s1} is therefore maintained high; (0) the input current I_{in0} of cell 0 is then $I_{in3} - I_{B2} = 1.1 \text{ nA} > I_{B0} = 1 \text{ nA}$. The internal node Bn_0 falls slowly, pulling Bb_0 low. The mirror output transistor M_C unsaturates to the value $I_{B2} + I_{B0} = 5 nA$, which represents the desired quantised stored value.



Fig. 3 Transient simulation of 4bit storage cell (see text)

Conclusion: A simple long-term storage cell has been proposed which can be used to memorise the synaptic weights of analogue neural networks after the learning process. Its size is reasonable and it can therefore be used in practical applications where reliable long-term storage is required. A complete synapse is currently under investigation, whose short-term memory can be reset to the long-term stored value, such that the learning process can be restared from the current state of the network.

Acknowledgments: This work was supported by the Swiss National Fund for Scientific Research through a post-doctoral scholarship, and the Systems Engineering and Design Automation Laboratory at Sydney University Electrical Engineering Department.

© IEE 1994 19 October 1994 Electronics Letters Online No: 19941480

P. Heim and M. A. Jabri (SEDAL, Department Engineering, University of Sydney, NSW-2006, Australia) of Electrica

References

HOCHET, B.: 'Multivalued MOS memory for variable synapse neural networks', *Electron. Lett.*, 1989, 25, (10)

ELECTRONICS LETTERS 8th December 1994 Vol. 30 No. 25

- VITTOZ,: 'Analog storage of adjustable synaptic weights'. Proc. IEEE Workshop on Microelectronics for Neural Networks, Dortmund, 25-26 June 1990 2
- Dortmund, 25–26 June 1990 CASTELLO, R., CAVIGLIA, D.D., FRANCIOTTA, M., and MONTECCHI, F.: 'Self-refreshing analogue memory cell for variable synaptic weights', *Electron. Lett.*, 1991, **27**, pp. 1871–1873 CAUWENBERGHS, G.: 'Analog VLSI autonomous systems for learning and optimization'. PhD Thesis, California Institute of Technology, Pasadena, California, 1994 LEONG, Pw, and JABRI, M.A.: 'Kakadu A low power analogue neural network', *Int. J. Neural Systems*, 1993, **4**, (4), pp. 381–394

Low voltage CMOS four-quadrant multiplier

S.-I. Liu

Indexing terms: CMOS integrated circuits, Multiplying circuits

A new low voltage CMOS four-quadrant multiplier is presented. Simulation results show that, for a power supply of $\pm 1.5V$ the differential linear range is over $\pm 0.8V$ with the linearity error less than 2%. The total harmonic distortion is less than 1% with the input range up to 20.6V. The simulated -3dB bandwidth of this multiplier is about 12MHz. The proposed circuit is expected to be useful in low-voltage analogue signal processing applications.

Introduction: The trend toward higher device densities per unit chip area requires short channel length devices and consequently lower supply voltages in the VLSI chip. Multipliers [1-4] are very important building blocks in many applications, such as adaptive filters, frequency doublers and modulators. Few four-quadrant multipliers suitable for low supply voltages are presented in the literature [5-8]. In this Letter, a low voltage CMOS four-quadrant multiplier using transistors in the triode region is presented.



Fig. 1 Proposed low voltage CMOS four-quadrant multipler

Circuit description: The proposed CMOS four-quadrant multiplier is shown in Fig. 1. Basically, it consists of three unity-gain buffers [9] and two nMOS transistors (i.e. M_7 and M_8) biased in the triode region. The drain current I_d for an *n*MOS transistor in the triode region [10] can be given as

$$I_{d} = K\{(V_{GS} - V_{FB} - \phi_{B})V_{DS} - \frac{V_{DS}^{2}}{2} - \frac{2\gamma}{3}[(\phi_{B} + V_{SB} + V_{DS})^{3/2} - (\phi_{B} + V_{SB})^{3/2}]\}$$
(1)

where $K (= \mu W C_{ox}/L)$) is the transconductance parameter and the undefined parameters have the usual meanings. The unity-gain buffer [9] consists of the transistors M_1 , M_4 , M_{A1} , and M_{B1} as shown in Fig. 1, where the negative feedback is used to keep M_1 in the constant current mode. M_{Ai} and M_{Bi} (for i = 1 to 3) are biased to be two direct current sources I_A and I_B (if $I_B > I_A$), respectively.

2125

Let the transconductance parameter and the threshold voltage of M_1 to M_3 be K and V_T , respectively. The voltages V_D and V_S in Fig. 1 can be given as

 V_1

$$-V_D = \sqrt{\frac{2I_A}{K}} + V_T \tag{2}$$

and

$$V_2 - V_S = \sqrt{\frac{2I_A}{K}} + V_T \tag{3}$$

The voltages V_D and V_S are the drain and source voltages for transistors M_7 and M_8 , respectively. This will keep the drain-source voltages of M_7 and M_8 constant, which is proportional to the difference between V_1 and V_2 . According to eqns. 2 and 3, the difference between the drain currents of M_1 and M_2 will be proportional to the product of the drain-source voltage and the difference of their gate voltages. This will result in the multiplication operation as follows. The difference between the drain currents $I_{d,i}$ and $I_{d,k}$ in Fig. 1 can be given as

$$I_{d7} - I_{d8} = K_7 (V_3 - V_4) (V_D - V_S) = K_7 (V_3 - V_4) (V_1 - V_2)$$
(4)

where K_7 is the transconductance parameter of M_7 and M_8 . The output voltage V_{α} of this multiplier can be expressed as

$$V_o = (I_{d7} - I_{d8})R_L = R_L K_7 (V_3 - V_4)(V_1 - V_2)$$
 (5)

To guarantee linear operation for this circuit, the following constraints should be satisfied:

$$\max(V_1, V_2) < V_G + \sqrt{\frac{2I_A}{K}} + V_T - V_{T7} + \min(V_3, V_4)$$
(6)

where $V_{T^{\gamma}}$ is the threshold voltage of M_{γ} . Because transistors M_{γ} and M_s are biased with equal source-substrate voltages, they need not be built in individual wells, which will result in a saving of chip area



Fig. 2 Simulated transfer curves of multiplier with $V_3 - V_4 = \pm 0.8 V$, $\pm 0.2 V$ and $R_L = 1 k \Omega$

 $V_1 - V_2$ changes from -0.85 to 0.85V

DC sweep
$$(V_3 - V_4)$$

 $0 -0.8V$
 $-0.2V$

• 0.2v

Simulation results: The following simulation results are obtained Similarly results. The following similar distribution results are obtained in the same state of the s ply is ± 1.5 V. The following simulations are obtained with the substrate of all nMOS transistors being connected to the most negative power supply. Fig. 2 shows the transfer curves of the multiplier circuit. This multiplier has a linear differential input

range up to ±0.8V with a nonlinearity error of less than 2%. The total harmonic distortion of the output voltage was also evaluated and it is found to be less than 1% for $|V_1 - V_2| < 0.6V$ and $V_3 - V_4$ = 0.8V. The simulated -3dB bandwidth was ~12MHz.

Table 1: Aspect ratios of devices in Fig. 1

	Devices	$M_{1} - M_{3}$	$M_4 - M_6$	$M_{\tau}M_8$	$M_{A1} - M_{A3}$	$M_{B1} - M_{B3}$
	W[µm]/L[µm]	50/10	30/10	5/50	10/30	200/10

Conclusions: A low voltage CMOS four-quadrant multiplier is presented. SPICE simulation results show that for a power supply of $\pm 1.5V$ the differential input range is over $\pm 0.8V$ with a linearity error of less than 2%. The total harmonic distortion is less than 1% with input range up to $\pm 0.6V$. The simulated -3dB bandwidth is about 12MHz. This multiplier is expected to be useful in many analogue signal processing applications.

© IEE 1994 Electronics Letters Online No: 19941427 28 September 1994

S.-I. Liu (Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10664, Republic of China)

References

- 1
- QIN, S.C., and GEIGER, R.L.: 'A ±5V CMOS analog multiplier', IEEE J. Solid-State Circ., 1987, SC-22, pp. 1143–1146 PENA-FINOL. J., and CONNELLY, J.A.: 'A MOS four-quadrant analog multiplier using the quarter-square technique', IEEE J. Solid-State Circ., 1987, SC-22, pp. 1064–1073 LIU, S.I., and HWANG, Y.S.: 'CMOS four-quadrant multiplier using bias-offset crosscoupled pairs', Electron. Lett., 1993, 29, pp. 1737– 1738 2
- 3 1738
- LU, S.I., and HWANG, Y.S.: 'CMOS four-quadrant multiplier using bias feedback techniques', *IEEE J. Solid-State Circ.*, 1994, SC-29, pp. 750-752 4
- 5
- pp. 750-752 RAMIREZ-ANGULO, J.: 'Highly linear four-quadrant analog BiCMOS multiplier for ±1.5 V supply operation'. Proc. IEEE Int. Symp. Circuits and Systems, 1993, pp. 1467-1470 KIMURA, K.: 'A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input ranges', *IEEE J. Solid-State Circ.*, 1994, SC-29, pp. 46-55 6
- SC-29, pp. 46-55
 COBAN, AL, and ALLEN, P.E.: 'Low-voltage four-quadrant analogue CMOS multiplier', *Electron. Lett.*, 1994, 30, pp. 1044–1045
 LIU, S.I., and CHANG, C.C.: 'CMOS subthreshold four-quadrant multiplier based on unbalanced sourced-coupled pairs', to be published in *Int. J. Electron.*VISWANATHAN, T.L.: 'CMOS transconductance element', *Proc. IEEE*, 1986, 74, pp. 222–224
 TSIVIDIS, Y.P.: 'Operation and modeling of the MOS transistor' (McGraw-Hill, New York, 1988)

Fabrication of submicrometre parallelogramic-shaped gratings in SiO₂

Ming Li, J.C.H. Lin, M.J. Cherrill and S.J. Sheard

Indexing terms: Grating filters, Reactive ion etching

The fabrication process of submicrometre parallelogramic-shaped process and a novel oblique reactive ion etching (RIE) configuration. A submicrometre parallelogramic grating with 40° blaze angle is fabricated using this method

Introduction: Recent study has revealed that gratings with parallelogramic profiles can provide the optimum performance for waveguide grating couplers [1]. Parallelogramic gratings also have potential application in grating-coupled surface-emitting (or GSE) lasers [2]. The fabrication of gratings with rectangular or trapezoi-dal profiles has been widely studied, whereas the fabrication of submicrometre parallelogramic gratings still remains to be investigated. In this Letter, we report our recent experimental results on