

Back Gate Bias Dependent Quasi-Saturation in a High-Voltage SOI MOSFET: 2D Analysis and Closed-form Analytical Model

C. M. Liu and J. B. Kuo

Dept. of Elec. Eng., Rm. 338, National Taiwan University

Roosevelt Rd. Sec. 4, #1, Taipei, Taiwan 106-17

Fax:886-2-363-6893, Telephone:886-2-363-5251 x338

Email:jbkuo@cc.ee.ntu.edu.tw

Abstract

This paper reports a simulation study on the back gate bias dependent quasi-saturation behavior in a high-voltage SOI MOSFET. A closed-form physical back-gate bias dependent quasi-saturation model for the high-voltage SOI MOS device has been derived. Based on the analysis, with a negative back gate bias, in contrast to the zero back gate bias case, the drain current at quasi-saturation is insensitive to the drain voltage since the depth of the conduction channel in the n- region is determined mainly by the back gate bias.

Summary

High-voltage integrated circuits (HVIC's) have been gaining a lot of attention owing to their applications in telecommunication, display drivers, and electrostatic printers[1]. SOI technology for high-voltage MOS devices has been reported for its advantages in speed performance [2]. For a bulk DMOS device, quasi-saturation behavior is important [3]. For an ultra-thin SOI MOS device, the back gate bias effect on its device performance is complicated [4]. In this paper, the back gate bias effect on the quasi-saturation behavior in a high-voltage SOI MOSFET is described. In addition, a closed-form physical back-gate bias dependent quasi-saturation model for the high-voltage SOI MOS device is derived.

Fig. 1 shows the cross section of the high-voltage SOI MOSFET device used in this study. The high-voltage SOI MOSFET has an n+ polysilicon gate and a front gate oxide of 500Å and a 1μm thin film above an oxide insulator of 1.2μm. Below the oxide insulator, the p type substrate is doped with 10¹⁶cm⁻³. There is an n- region of 40μm with a doping density of 10¹⁶cm⁻³. Fig. 2 shows the drain current (I_D) vs. the gate-to-source voltage (V_{GS}) characteristics of the high-voltage MOSFET biased at a back gate bias of 0V and -40V. When V_{GS} is greater than a certain value, the drain current stays almost unchanged regardless of V_{GS} . For a back gate bias of 0V, as V_{DS} increases, the drain current at quasi-saturation increases. On the other hand, for a negative back gate bias of -40V, the drain current at quasi-saturation stays almost unchanged regardless of V_{DS} . Different from the bulk vertical DMOS device, the quasi-saturation behavior of the high-voltage SOI MOS device is also influenced by the back gate bias. Figs. 3 show the 2D electron concentration contours in the thin film region of the high-voltage SOI MOSFET biased at quasi-saturation ($V_{DS} = 40V$, $V_{GS} = 20V$) $V_{BS} = 0V$ and $-40V$ from 10¹⁴cm⁻³ to 10¹⁶cm⁻³ at an interval of 10^{0.4}cm⁻³. As in the bulk vertical DMOS device, the drain current of a high-voltage SOI MOSFET biased at quasi-saturation is determined by the current conduction in the n- region. For a back gate bias of 0V, most of the n- region is for current conduction. For a back gate bias of -40V, the depletion edge moves upward. A more negative back gate bias leads to a smaller channel depth in the n- region. For $V_{BS} = 0V$, the shape of the depletion edge is linear. For $V_{BS} = -40V$, the shape of it is two-region piece-wise linear due to the hole inversion above the field oxide at $V_{BS} = -40V$.

Consider the high-voltage SOI MOS device as shown in Fig. 1. As the back gate bias is more negative than "back-gate" threshold voltage, hole inversion atop field oxide exists. In order to simplify the analysis, as indicated in Fig. 4, the n- epi region is divided into three regions - 1. the hole inversion region, 2. the low electric field region, 3. the high electric field region as shown in Fig. 4. By analyzing the current conduction in these three regions, the closed-form physical back gate bias dependent quasi-saturation model for the high-voltage SOI MOS device has been obtained as shown in Fig. 5. In order to verify the validity of the closed-form physical model, for the high-voltage SOI MOS device, the closed-form physical model results have been compared to the 2D simulation results. Fig. 6 shows the drain current versus V_{BS} curves for the high-voltage SOI MOSFET biased at quasi-saturation ($V_{DS} = 10V - 40V$) based on the analytical model and the 2D simulation results. A close match between the two results can be identified. A more negative back gate bias makes the drain current at quasi-saturation smaller. In addition, a higher drain voltage leads to a higher drain current at quasi-saturation. However, the increase in the drain current is not linearly proportional to that in the drain voltage.

References

- [1] B. J. Baliga, "High Voltage Integrated Circuits," *IEEE Press* 1988
- [2] J. B. Kuo et. al., "Back Gate Bias Eff on the Subthreshold Beh. and the Switching Perfm. in an Ultra-Thin SOI CMOS Inverter Op. at 77K and 300K," *IEEE TED*, 12/92
- [3] C. M. Liu, K. H. Lou, and J. B. Kuo, "77K vs 300KOp: The Quasi-Saturation Behavior of DMOS Device and Its Fully Analy. Model," *IEEE TED*, 9/93
- [4] J. B. Kuo et. al., "An Analytical Back-Gate Bias Effect Model for Ultra-Thin SOI CMOS Devices," *IEEE TED* 4/93




Fig. 1. The cross section of the high-voltage SOI MOSFET under study.




Fig. 2. The I_D vs. V_{GS} characteristics of the high-voltage SOI MOSFET biased at $V_{DS} = 10V - 40V$ for a $V_{BS} = 0V, -40V$.




Fig. 3. 2D electron concentration contours in the high-voltage SOI MOSFET biased at quasi-saturation ($V_{DS} = 40V, V_{GS} = 20V$) (a) $V_{BS} = 0V$ and (b) $-40V$.




Fig. 4. Partitioning of the n-conduction region of the high-voltage SOI MOSFET under study.

$$I_D = \frac{Wv_{sat}(N1 + N2) + E_c F}{(1 - \frac{1}{2})D + E_c L_2} \quad (1)$$

$$N1 = (qNDy_j + C_{ox}V_{BS})(1 - AV_{BS})(\psi_s(L_2) - \psi_s(L_1)) - \frac{1}{2}AC_{ox}(\psi_s(L_2)^3 - \psi_s(L_1)^3) \quad (2)$$

$$N2 = \frac{1}{2}(AqNDy_j + 2AC_{ox}V_{BS} - C_{ox})(\psi_s(L_2)^2 - \psi_s(L_1)^2) \quad (3)$$

$$D = (1 - AV_{BS})(\psi_s(L_2) - \psi_s(L_1)) + \frac{1}{2}A(\psi_s(L_2)^2 - \psi_s(L_1)^2) \quad (4)$$

$$A = \frac{C_{ox}^2}{\epsilon_{si}qND} \quad (5)$$

$$F = \frac{Wq\mu_n N_D (y_s(L_1) - y_s(0))(\psi_{ch}(L_1) - \psi_{ch}(0))}{\ln(y_j - y_s(0)) - \ln(y_j - y_s(L_1))} \quad (6)$$

$$\psi_s(L_2) = V_{BS} + \frac{qNDy_j}{C_{ox}} \quad (7)$$

$$L_2 = L - \sqrt{\frac{\epsilon_{si}y_j}{C_{ox}} \sinh^{-1}\left(\frac{V_{DS} + \phi_{fn} - \frac{q}{\alpha}(\psi_s(L_2) - V_{BS})^2 - \psi_s(L_2)}{\alpha E_c \sqrt{\frac{\epsilon_{si}y_j}{C_{ox}}}}\right)} \quad (8)$$

Fig. 5. Important equations.




Fig. 6. The drain current versus V_{BS} curves for the high-voltage SOI MOSFET biased at quasi-saturation ($V_{DS} = 10V - 40V$) based on the analytical model and the PISCES simulation results.