

# Efficient Systolic Architectures for 1-D and 2-D DLMS Adaptive Digital Filters

Lan-Da Van and Wu-Shiung Feng\*

Lab 331, Department of Electrical Engineering, National Taiwan University, Taipei, China

\*Department of Electronics Engineering, Chang Gung University, Taoyuan, China

E-mail: [d86029@cad.ee.ntu.edu.tw](mailto:d86029@cad.ee.ntu.edu.tw)

## Abstract

In this paper, we propose two efficient systolic architectures for 1-D and 2-D Delay Least-Mean-Square (DLMS) adaptive digital filters. Using our developed architectures, higher convergence rate and Signal-to-Noise Ratio (SNR) than those of the conventional DLMS structure can be obtained without sacrificing the properties of the systolic architecture. Furthermore, the adaptive digital filters operate at the highest throughput due to the new tree-systolic processing element. Besides, based on our proposed optimized rule, one can easily design  $N$ th tap and window size  $N \times N$  systolic adaptive digital filters with the compromise of minimum delay and high regularity under the constraint of the maximum number of tap-connections of the feedback signal.

## I. Introduction

Adaptive digital filters have a wide range of communication and DSP applications such as adaptive equalizer, image restoration, and so on. The most widely used algorithm for adaptive digital filters is the Least-Mean-Square (LMS) algorithm due to its superior performance and simple calculation. However, owing to the maximum connections of the feedback error signal and the requirement of the local connection in hardware, it is difficult to directly implement the LMS algorithm via VLSI techniques without considering delays. Thus, Long et al. [1] developed the DLMS algorithm such that VLSI design of an approximating LMS adaptive filter could be possible. Therefore, some researches [2, 3] have been conducted on the systolic-array architecture of the DLMS adaptive filter. In [1-3], they either require shorter delay without considerations of systolic array or longer delay via entire taps of the systolic array. Recently, Douglas et al. [4] and Matsubara et al. [5] proposed new structures that can approach well to the convergence of LMS algorithm. Nevertheless, it additionally requires a larger area to calculate the new derived feedback error and has low throughput rate if delay  $D$  decreases. On the other hand, 2-D signal processing requires a much larger amount of computations than the 1-D adaptive digital filter, so high throughput and realizable features are desirable. It is our motivation to propose two efficient systolic architectures of 1-D and 2-D DLMS algorithm for DSP applications.

## II. Efficient 1-D and 2-D Systolic Architectures

The LMS adaptive algorithm minimizes the mean-square error by recursively altering the weights at

each sampling instance. The 1-D LMS adaptive digital filter can be described as

$$y(i) = \sum_{k=0}^{N-1} w_k(i)x(i-k), \quad (1)$$

$$e(i) = d(i) - y(i), \quad (2)$$

$$w_k(i+1) = w_k(i) + \mu e(i)x(i-k), \quad (3)$$

where  $w_k(i)$  and  $x(i)$  denote the  $k$ th tap weight and the  $i$ th input sample for an  $N$ th-tap adaptive digital filter, respectively. On the other hand,  $d(i)$  and  $y(i)$  represent the desired signal and output signal, respectively. The step-size  $\mu$  is used for adaptation of the weights, and  $e(i)$  is the feedback error. The coefficient updates using the DLMS algorithm can be represented as:

$$w_k(i+1) = w_k(i) + \mu e(i-D)x(i-k-D), \quad (4)$$

where  $D$  is a delay value in weight adaptation.

Here, we apply tree concept to devise a new tree-systolic  $PE$  such like  $PE_2$  as shown in Fig. 1, where unit delay elements painted with cross section are inserted to obtain the lowest critical period (i.e., highest throughput rate). Note that the symbol,  $\blacksquare$ , denotes the unit delay element. The critical period is defined as the minimum operation cycle-time for correct responses. The subscript 2 of  $PE_2$  is the number of the tree level, that is,  $PE_2$  allows us to concurrently adjust 4 taps per each clock and other  $PE_p$ , for  $p \in$  nonnegative integers, can be obtained by the similar technique. Note that  $p \leq p_{\max}$ . The maximum value of  $p_{\max}$  is based on practical maximum number of tap-connections of the feedback signal. Hence, the new  $PE$  with finite and local connections leads to higher degree of realization unlike other structures in [1-5]. Although we had proposed similar  $PE$  [6], the ever proposed  $PE$  cannot be exactly mapped to weight update equation, Eq. (4), so we modified it to Fig. 1. Thus, the generalized 1-D systolic architecture of the adaptive filter is depicted in Fig. 2, where  $z^{-1}$  equals unit delay. It is observed that when  $p$  is equal to 0, this architecture can be reduced to fully pipelined architecture. According to the architecture as shown in Fig. 2, we induce the following rule:

Rule:

$$S_p = N \bmod 2^p$$

for

$$k = (p-1) : -1 : 0$$

$$S_k = S_{k+1} \bmod 2^k$$

end

$$D = p+1 + \left\lfloor \frac{N}{2^p} \right\rfloor + \sum_{k=0}^{p-1} \left\lfloor \frac{S_{k+1}}{2^k} \right\rfloor, \quad (5)$$

where  $S_k$  is the  $k$ th residue. The notation of  $\lfloor \bullet \rfloor$  is the maximum integer value less than or equal to  $\bullet$ . Therefore, the rule shows a trade-off between the minimum delay and high regularity while varying  $p$  in the constraint of the maximum number of tap-connections. As an example, when  $N$  is equal to 62 and the maximum number of tap-connections is 32 taps at each clock, we find that the tree level could be equal to 4 or 5 for the same minimum delay. With respect to the characteristic of the regularity, we observe that  $p=4$  tree level implies that fewer kinds of PE's are required than that of  $p=5$ .

With the spirit of constructing an 1-D systolic adaptive digital filter and rule, we further make an effort to design a 2-D systolic adaptive digital filter. Since the window size  $N \times N$  2-D adaptive digital filter has been widely applied to image application, one of the possible methods to realize 2-D DLMS algorithm [7, 8] processing an image size  $M \times M$  can be briefly described as:

$$y(m, n) = \sum_{l=0}^{N-1} \sum_{k=0}^{N-1} w_{l,k}(j) x(m-l, n-k), \quad (6)$$

$$e(j) = d(m, n) - y(m, n), \quad (7)$$

$$\omega_{l,k}(j+1) = \omega_{l,k}(j) + \mu e(j - D_{2D}) x(\tilde{m}-l, \tilde{n}-k), \quad (8)$$

$$\tilde{m} = \left\lfloor \frac{j - D_{2D}}{M} \right\rfloor, \quad \tilde{n} = (j - D_{2D}) \bmod M. \quad (9)$$

where  $j = mM + n$  and  $l$  as well as  $k$  are in the range of  $\{0 \leq l \leq N-1, 0 \leq k \leq N-1\}$ .  $d(m, n)$ ,  $x(m, n)$ ,  $y(m, n)$  and  $e(j)$  represent desired, input, output, and error feedback signals. It is known that given values,  $p_{\max}$ , are the same for 1-D and 2-D adaptive systems, so the tree-level relationship can be expressed as

$$q_H + q_V \leq p_{\max}, \quad (10)$$

where  $q_H$  and  $q_V$  denote the horizontal and vertical tree levels, respectively. For simplification, while  $q_V = 1$ , the novel 2-D systolic architecture as shown in Fig. 3 in which  $z_1^{-1} = z_2^{-M}$  remain the similar characteristics of 1-D systolic architecture. Similarly, the total delay of the 2-D adaptive digital filter can be formulated as

$$D_{2D} = q_H + q_V + 1 + \left\lfloor \frac{N}{2^{q_H}} \right\rfloor + \left\lfloor \frac{N}{2^{q_V}} \right\rfloor + \sum_{k_1=1}^{q_H} \left\lfloor \frac{S_{k_1}}{2^{k_1-1}} \right\rfloor + \sum_{k_2=1}^{q_V} \left\lfloor \frac{S_{k_2}}{2^{k_2-1}} \right\rfloor. \quad (11)$$

### III. Comparison Results

In view of hardware characteristics, we provide the comprehensive comparison results of the different  $N$ th-tap adaptive filter structures in Table 1. Since D-Z-Ss' structure [4] and M-N-Ks' structure [5] independently utilized the same conversion of DLMS into LMS, the proposed structures owned the similar characteristics. Hence, we only tabulate the features of M-N-Ks' structure regardless of D-Z-Ss' structure. Let  $T_m$  and  $T_a$  denote the operating time for one multiplier as well as one adder, respectively. In [5], since  $\delta$  and  $r$  have been defined, we omit here.

In terms of critical period, the proposed architecture has the lowest period independent of other control parameters among five structures in Table 1. Before comparing the convergence performance, we define the convergence in [2, 3] as "normal". Of course, the convergence of the original LMS algorithm is our aim, so we address that the convergence of the LMS is denoted as "best". For convenient comparisons of convergence of M-N-Ks' structure with our work, we briefly show the constraints of M-N-Ks' pipeline design as:

$$\delta \leq D - D_B, \quad D_B = \left\lceil \frac{T_m + \lceil \log_2 \delta \rceil T_a}{T_m + \lceil \log_2(r+1) \rceil T_a} \right\rceil. \quad (12)$$

Using less  $r$ , larger  $D_B$  is obtained. This condition limits  $\delta$  to be smaller than  $D$  and results in the approximation of the conventional DLMS, that is, the approximation of normal convergence. On the contrary, less  $D_B$  is achieved while  $r$  increases. The latter condition causes an approximation of the LMS at the expense of the number of multipliers and critical period compared with our work due to the larger  $\delta$  and  $r$ , respectively. In [5], the structure generating the new feedback error does not consider the finite and local connections for input,  $x(i)$ , so this structure belongs to a semi-systolic structure. In Table 1, using our efficient systolic architecture suitable to a single chip realization, lowest period and better convergence characteristics can be achieved without sacrificing other features.

### IV. Applications

In this section, we simulate two examples to verify the validity of our proposed architectures. Since the M-N-Ks' structure whose convergence performance depends on the selection of  $\delta$ . It can approximate well either to the convergence of the LMS algorithm or DLMS algorithm. For the convenience of comparison, we omit M-N-Ks' convergence simulation and only simulate the LMS, efficient systolic DLMS using optimized rule, and conventional DLMS.

In the first application, we study the proposed 1-D efficient systolic architecture for adaptive equalization [9] with a linear dispersive channel that produces unknown distortion. The random sequence 1 applied to the channel






Fig. 3. The proposed 2-D systolic adaptive digital filter.




Fig. 4. Comparison results of the adaptive equalizer at  $\mu = 0.033$  with (a) LMS, (b) efficient systolic DLMS resulting in  $p = 2$ ,  $D = 6$ , and (c) conventional DLMS.




Fig. 5. (a) noisy "Lena" image, and comparison results using (b) LMS with  $SNR = 9.10$  dB, (c) efficient systolic DLMS with  $SNR = 8.23$  dB, and (d) conventional DLMS with  $SNR = 8.07$  dB.

Table 1: Comparison Results of the different  $N$  th-Tap Adaptive Digital Filter Architectures

	LMS	H-H-Bs' Structure [2]	M-As' Structure [3]	M-N-Ks' Structure [4-5]	This work
Architecture Type	Non-systolic	Systolic	Systolic	Semi-systolic	Systolic
Convergence Characteristic	Best	Normal	Normal	Depend on $\delta$	Depend on $p$
Value of $D$	0	$N$	$N$	$\lceil N/r \rceil + 1$	Eq. (5)
Critical Period	$3T_m + (2N+1)T_a$	$2T_m + 2T_a$	$2T_m + 2T_a$	$T_m + \lceil \log_2(r+1) \rceil T_a$	$T_m + T_a$
No. of the Multipliers	$2N + 1$	$2N + 1$	$3N$	$2N + 1 + 2\delta$	$2N + 1$