14-4

A 3.1~10.6 GHz CMOS Cascaded Two-stage Distributed Amplifier for Ultra-Wideband Application

Kuan-Hung Chen and Chorng-Kuang Wang Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, 106 Taipei, Taiwan R. O. C. E-mail: ckwang@cc.ee.ntu.edu.tw

ABSTRACT

In this paper, a CMOS cascaded two-stage distributed amplifier for ultra-wideband (UWB) application is presented. The circuit using two-stage cascaded topology achieves better gain-bandwidth product performance than conventional CMOS distributed amplifiers. The simulated gain is 18dB with ± 1 dB gain flatness over 3.1~10.6 GHz bands. Input and output are matched to 50 Ω , and the return losses of input and output are below -10dB and -9dB respectively. The power dissipation is 54mW with 1.8V power supply. The circuit was fabricated in 0.18-µm 1P6M RF CMOS process.

I. INTRODUCTION

UWB is an emerging technology for wireless communication. Unlike narrow-band system, UWB has capability for high data rate communication applications, such as imaging systems, vehicular radar systems, and ground penetrating [1]. Although the standard of UWB has not been finalized, many proposed researches target at the band between 3.1 and 10.6 GHz. In this work, the design goal is to achieve an amplifier with gain of 18dB over 3.1 to 10.6 GHz [12].

Distributed amplification, characterized by wide bandwidth, has been prevalent over sixty years. Lots of distributed amplifiers are fabricated on the compound semiconductor processes for applications of mini-meter wave. However, the CMOS technology is less expensive than compound semiconductor processes and has higher potential for integration with the digital part, especially for silicon-on-chip solutions. Researches on the CMOS distributed amplifiers have made considerable progress in the recent years.

Of these researches, one accomplished a gain of 5 ± 1.2 dB from 300 kHz to 3 GHz, and 4.7 GHz unity-gain cutoff frequency [2]. In another work, a 0.5 to 8.5 GHz CMOS fully differential distributed amplifier was realized with a gain of 5.5 ± 1.5 dB in a 0.6-µm CMOS process [4]. Lastly, a 0.5 to 14 GHz with 10.6 \pm 0.9dB gain and a 0.6 to 22 GHz with 7.3 \pm 0.8dB gain distributed amplifier using 0.18-µm CMOS RF process were proposed [7]-[8]. Among these, amplifier's gain does not exceed 10.6dB, which is not high enough for advance applications, such as UWB system. The cascaded

single-stage distributed amplifier (CSDA) topology was brought out for increasing the amplifier's gain [6]. In that work, the CSDA has 21dB gain and 5 GHz bandwidth but the CSDA needs more complicated dc-wise setup than conventional distributed amplifiers.

In this paper, a cascaded two-stage distributed amplifier (CTDA) is proposed, and it possesses the high gain property of CSDA without complicate dc-wise setup. This paper is organized as follows. Some basics of the conventional distributed amplifier design are described in Section II. Section III covers the topology of CTDA and some comparisons between the conventional distributed amplifier, CSDA and CTDA. Section IV shows the simulation results, and conclusions are given in section V.



II. BASICS OF DISTRIBUTED AMPLIFIER DESIGN

Distributed amplifiers employ the topology that several gain stages are in parallel and series-inductors are introduced to separate capacitances of the input and output node of adjacent gain stages. This topology builds two artificial transmission lines, gate line and drain line. Output current is combined additively by the current flowing from each gain stage. The additive characteristic results in a relatively low gain, while the distributed nature of capacitance can achieve very wide bandwidth. Fig. 1 shows a three-stage conventional distributed amplifier. Design equations can be referred to [10], [11]. The voltage gain can be written as [11]:

This work was supported in part by Media Tek Inc. Hsin Chu, Taiwan 300.

$$A_{\nu} = -\frac{g_{m}}{2\sqrt{1-(\omega/\omega_{c})^{2}}} \sqrt{\frac{L}{C}} e^{-\frac{N}{2}(\theta_{d}+\theta_{r})} \frac{\sinh N \frac{(\theta_{d}-\theta_{g})}{2}}{\sinh \frac{(\theta_{d}-\theta_{g})}{2}}$$
(1)

where

- N number of stages;
- g_m gain stage transconductance;
- $\omega_{\rm c}$ cutoff frequency of transmission lines;
- θ_g propagation constant of gate line;
- θ_d propagation constant of drain line;

The cutoff frequency (ω_c) of transmission line is $2/\sqrt{LC}$. It can be derived that voltage gain becomes maximum when $\theta_g = \theta_d$, as shown in Fig. 2. The more the propagation constant of the gate line differs from that of drain line, the more the amplifier gain decays.



Fig. 2 Normalized gain vs. Ratio of θ_g and θ_d

When $\theta_g = \theta_d$, the equation of voltage gain can be simplified as:

$$A_{V} = -\frac{N \cdot g_{m}}{2\sqrt{1 - (\omega/\omega_{c})^{2}}} \sqrt{\frac{L}{C}} e^{-N\theta}$$
⁽²⁾

Intuitively, the voltage gain can be enhanced when large N is selected. Because the transmission lines are not ideal, some parasitic effects such as spiral inductor parasitic resistance make the propagation constant not purely imaginary, which leads to path loss. The voltage gain is not proportional to the number of stages anymore but achieves a maximum when the optimal value of N is used. The equation of optimal N is written as [11]:

$$N_{opl} = \frac{\ln \frac{\theta_{rd}}{\theta_{rg}}}{\theta_{rd} - \theta_{rg}}$$
(3)

where

 $\begin{array}{ll} \theta_{rg} & \text{real part of propagation constant of gate line;} \\ \theta_{rd} & \text{real part of propagation constant of drain line;} \end{array}$

For CMOS process, the N_{opt} is between 3 to 5. This is one of the substantial reasons that distributed amplifier gain can not be large.

In [6], the CSDA is proposed to enhance its gain. Assuming all the load resistance of each gain stage are the same, the equation of gain is:

$$\mathbf{A}_{\nu} = \left(\frac{1}{2}\mathbf{g}_{m} \cdot \mathbf{R}_{O}\right)^{N} \tag{4}$$

where

- N number of stages cascaded;
- g_m gain stage transconductance;
- R_O output resistance of each stage;

This is a novel approach to increase the gain of the amplifier. The gain grows in proportional to the power of N. However, if the gain of each stage $(g_m \cdot R_o/2)$ is not large, the amplifier gain can not grow very fast. In addition, extra components such as RF chock may be needed to setup dc operating voltage at each inter-connected node.

Therefore, we propose the cascaded two-stage distributed amplifier (CTDA) to solve these problems. Next session discusses the CTDA circuit topology.



Fig. 3 Cascaded two-stage distributed amplifier

III. CTDA TOPOLOGY AND GAIN ENHANCEMENT

The CTDA circuit topology is shown in Fig. 3. It could be regarded as two conventional two-stage distributed amplifiers cascaded. AC coupling capacitor is used for connecting these two conventional distributed amplifiers and DC setup can be accomplished in the same way as that of conventional distributed amplifier. The cascode gain cell configuration is used for its high maximum available gain, better input-output isolation, and high output impedance [8]. The gain of CTDA can be written as:

$$\mathbf{A}_{V} = \left(\frac{1}{2} \cdot 2 \cdot \mathbf{g}_{m} \cdot \mathbf{R}_{O}\right)^{N}$$
(5)

where N

number of two-stage distributed amplifier cascaded;

Assuming conventional distributed amplifier, CSDA and CTDA are all composed of four gain stages, the demanded transconductance per gain stage can be plotted respectively in different required gain, as shown in Fig. 4. When required gain is between 12dB~24dB, the transconductance of CTDA is the smallest among three of them. Power dissipation of the circuit is usually in proportion to the needed transconductance per gain-stage, so CTDA consumes the least power.



Fig. 4 Transconductance per stage versus Target gain

IV. SIMULATION RESULTS

The CMOS CTDA was simulated by Advanced Design System (ADS). Fig. 5 and Fig. 6 show the S-parameters and the noise figure of the CTDA. The gain (S_{21}) is 18dB with 1.2dB ripple from 3.1 GHz to 10.6 GHz. The input and output return losses are less than -10dB and -9dB respectively. The reverse isolation S_{12} is 40dB or better over the whole bandwidth. The noise figure is between 5dB and 7dB. Power consumption of the CTDA is only 54mW. Die photo is shown in Fig. 7. Table 1 summarizes the performance of the CTDA. The recently reported performances of CMOS distributed amplifiers compared with this work are summarized in Table 2. This work demonstrates the highest gain-bandwidth production (GBP).



Fig. 5 Simulated S-parameters



Fig. 6 Simulated Noise figure



Fig.7 Die photo of CTDA

	Simulation Results			
Technology	TSMC 0.18 um			
Power Supply	1.8V			
Frequency	3.1~10.6 GHz			
Gain(S ₂₁)	18dB (1.2 dB ripple)			
Input Return loss(S11)	< -10dB			
Output Return loss(S22)	< -9dB			
Isolation(S ₁₂)	< -40dB			
Noise Figure	5~7 dB			
Power Consumption	54mW			
Area	2.2mm x 1mm			

Table 1 Performance summary of CTDA

V. CONCLUSION

A CMOS cascaded two-stage distributed amplifier has been proposed. The conventional distributed amplifier, CSDA and CTDA have been compared under similar conditions. The CTDA can achieve a voltage gain of 12~24dB using less power consumption than those two. In this work, an 18dB voltage gain CTDA consuming only 54mW has been presented for UWB application. Comparing with other previously published CMOS DAs, this work demonstrates the highest gain-bandwidth production. 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits(AP-ASIC2004)/ Aug. 4-5, 2004

Reference	Process	Bandwidth (GHz)	Gain (dB)	GBP (GHz)	S11 (dB)	S22 (dB)	VDD (V)	Power Consumption (mW)
[3]	0.6 µm CMOS	4	6.5	8.5	-7	-10	3	83.4
[4]	0.6 µm CMOS	7.5	5.5	14	-6	-9.5	3	216
[6]	0.35 µm CMOS	5	21	56	-10	-10	2.2	132
[9]	0.18 μm CMOS	10	8	25	-	-	-	-
[7]	0.18 μm CMOS	22	7.3	51	-8	-9	1.3	52
[8]	0.18 µm CMOS	14	10.6	47.4	-11	-12	1.3	52
This work	0.18 μm CMOS	3.1~10.6	18	84	-10	-9	1.8	54

Table 2 Performances comparison

ACKNOWLEDGEMENT

The authors would like to acknowledge Chien-Chih Lin, Chia-Hsin Wu, Hua-Chin Lee, Chao-Shiun Wang, and Hang-Chie Tsai for technical discussions. This work was supported in part by Media Tek Inc. HsinChu, Taiwan 300.

REFERENCES

- [1] http://www.ieee802.org/15/pub/TG3a.html
- [2] P. J. Sullivan, B. A. Xavier, and W. H. Ku, "An Integrated CMOS Distributed Amplifier Utilizing Packaging Inductance," IEEE Trans. Microwave Theory Tech., VOL. 45, pp. 1969-1975, Oct. 1997
- [3] B. M. Ballweber, R. Gupta and D. J. Allstot, "A Fully Integrated 0.5-5.5 GHz CMOS Distributed Amplifier," ISSCC, VOL. 35, NO. 2, FEBRUARY 2000
- [4] H. T. Ahn and D. J. Allstot, "A 0.5-8.5 GHz Fully Differential CMOS Distributed Amplifier," ISSCC, VOL. 37, NO.8, AUGUST 2002
- [5] B. Ballweber, C. H. Diaz, D. Vook, L. Madden, T. H. Lee, and S. S. Wong, "Monolithic CMOS Distributed Amplifier and Oscillator," ISSCC Digest of Tech. Papers, 1999, pp. 70-71

- [6] A. Worapishet, M. Chongcheawchamnan, and S. Strisathit, "Broadband Amplifier in CMOS Technology using Cascade Singlestage Distributed Amplifier," ELECTRONICS LETTERS, VOL. 38, NO. 14, 4th JULY 2002
- [7] R. C. Liu; K. L. Deng; H. Wang, "A 0.6-22-GHz Broadband CMOS Distributed Amplifier" IEEE RFIC Symposium, pp.103 - 106, June 8-10, 2003
- [8] R. C. Liu, C. S. Lin, K. L. Deng, and H. Wang, "A 0.5-14-ghz 10.6db CMOS Cascode Distributed Amplifier" Digest of Technical Papers. 2003 Symposium on VLSI Circuits, pp.139 – 141, June 12-14, 2003
- [9] B. M. Frank, A. P. Freundorfer, Y. M. M. and Antar, "Performance of 1-10-GHz traveling wave amplifiers in 0.18-/spl mu/m CMOS" IEEE Microwave and Wireless Components Letters, VOL. 12, Issue: 9, pp. 327 - 329, Sep 2002
- [10] K. Kouznetsov, and A. M. Niknejad, "Design and Analysis of Distributed Amplifier"
- [11] Thomas T. Y. Wong, "Fundamentals of Distributed Amplifier"
- [12] Welborn, XtremeSpectrum, Inc. Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs)