



As for the fabrication processes for the upper *a*-TFT, the first step is the deposition of 2000 Å Cr to serve as etch stop because the etching solution of *a*-Si:H will also attack the underlying Al.

Afterwards, an *a*-Si:H *i* layer, SiN<sub>x</sub>, *a*-Si:H *i*, and n<sup>+</sup> layers are grown successively. The first *i* layer is a buffer layer to separate the gate oxide SiO<sub>2</sub> and SiN<sub>x</sub>. It is found that if no buffer layer is inserted between these two materials, the underlying *c*-pMOS will be seriously degraded due to the stress between SiO<sub>2</sub> and SiN<sub>x</sub>. SiN<sub>x</sub> is the gate insulator of the *a*-TFT, the second *a*-Si:H *i* layer serves as the channel and the n<sup>+</sup> layer is the contact layer. The windows are then opened to contact the underlying Cr. Finally the Al layer is evaporated and patterned and the n<sup>+</sup> *a*-Si:H layer is then etched away by reactive ion etching (RIE). This completes the entire fabrication processes. The gate length and width of the *a*-TFT are 25 and 400 μm, respectively.

Fig. 2a shows the common source I-V characteristics of the *c*-pMOS in this integrated inverter. The gate bias  $V_G$  varies




Fig. 2 Common source I-V characteristics of *c*-pMOS in this integrated inverter and I-V transfer characteristics of *c*-pMOS in integrated circuit

a Common source I-V characteristics  
Gate bias  $V_G$  varies from 0 to -6 V  
b I-V transfer characteristics  
Drain voltage  $V_{DS}$  is kept at constant -0.1 V

from 0 to -6 V. Fig. 2b displays the transfer  $I_D$  against  $V_{GS}$  curve with drain voltage  $V_{DS} = -0.1$  V. The threshold voltage is 1.5 V. The hole mobility as calculated from the transconductance is 39 cm<sup>2</sup>/V s. Fig. 3 shows the I-V characteristics of an *a*-TFT load with gate and drain shorted. This I-V characteristic indicates that the equivalent resistance of the active load is not constant and is large at low gate bias. The drain current has not saturated at a drain bias of 5 V. Fig. 4 shows the transfer curve of this inverter. When the input voltage (gate voltage of *c*-pMOS) is below 3.2 V, the *c*-pMOS is on while the dynamic resistance of the *a*-TFT is high, which makes the output voltage  $V_{out}$  high; when the input voltage is more than 3.5 V, the *c*-pMOS is turned off and the output voltage is pulled down to less than 0.5 V. In conclusion, the integration of amorphous Si:H TFT on top of crystalline pMOS to serve as active load has been successfully achieved.

In the fabrication of the *a*-TFT onto the crystalline pMOS, a new technique of inserting an *a*-Si:H *i* layer between SiO<sub>2</sub>




Fig. 3 I-V characteristics of *a*-TFT load with drain and gate shorted

and SiN<sub>x</sub> layer successfully solves the stress problem and preserves the usual performance of the crystalline MOSFET. The success of the integration of crystalline silicon device and amorphous silicon device is a key step in future three dimensional memory cell and neural network applications.




Fig. 4 Transfer curve of integrated circuit using *a*-TFT as active load

Acknowledgment: This work is supported by the National Science Council of the Republic of China under contract No. NSC 80-0417-E002-04.

H.-C. LIN  
W.-J. SAH  
S.-C. LEE

4th September 1991

Department of Electrical Engineering  
National Taiwan University  
Taipei, Taiwan, Republic of China

#### References

- ADAN, A. O., SUZUKI, K., SHIBAYAMA, H., and MIYAKE, R.: 'A half-micron SRAM cell using a double-gated self-aligned polysilicon PMOS thin film transistor load'. Proc. IEEE 1990 Symp. VLSI Technology, 1990, pp. 19-20
- UEMOTO, Y., FUJII, E., NAKAMURA, A., and SENDA, K.: 'A high-performance stacked-CMOS SRAM cell by solid phase growth technique'. Proc. IEEE 1990 Symp. on VLSI Technology, 1990, pp. 21-22
- KINUGAWA, M., KAKUMA, M., YOSHIDA, T., NAKAYAMA, T., MORITA, S., KUBOTA, K., MATSUOKA, F., OYAMATSU, H., OCHI, K., and MACGUCHI, K.: 'TFT (thin film transistor) cell technology for 4 Mbit and more high density SRAMs'. Proc. IEEE 1990 Symp. on VLSI Technology, 1990, pp. 23-24