

A Dual-Loop Automatic Gain Control for Infrared Communication System

Chien-Chih Lin
Department of Electrical
Engineering,
National Taiwan University,
Taipei, Taiwan
tmt@ic.ee.ntu.edu.tw

Muh-Tain Shieu
Trendchip Technologies Corp.,
Hsin-Chu, Taiwan R.O.C
mtshie@trendchip.com.tw

Chorng-Kuang Wang
Graduate Institute of
Electronics Engineering, and
Department of Electrical
Engineering,
National Taiwan University,
Taipei, Taiwan
ckwang@cc.ee.ntu.edu.tw

ABSTRACT

This paper presents a dual-loop Automatic Gain Control (AGC) employed in 10Mbps infrared communication system. The AGC is composed of an exponential-type variable-gain amplifier, a shaping filter, a gain/buffer stage, a non-coherent envelope detector, and a pair of integrators that provide dual loop bandwidths. The switch and two integrators are realized by a proposed switched integrator technique. The fast acquisition is accomplished by a 500 KHz loop bandwidth at the initial acquisition state and followed by a 50 KHz loop bandwidth at the steady state. The AGC is implemented in $0.6\mu\text{m}$ SPTM CMOS technology. According to the post-layout simulation, it achieves an acquisition time of $5\mu\text{s}$ and provides a constant output of $1V_{pp}$ at a 50Ω load for 20dB input signal amplitude range. The dual-loop AGC consumes 88 mW power from a single 3.3-V supply and occupies $1.8 \times 1.8 \text{ mm}^2$ area.

1. INTRODUCTION

The booming wireless digital transmission technology stimulates demand for high speed portable information terminals. These terminals are strictly limited to power consumption, size, and weight. Infrared radiation medium conforms with these requirements for high speed, short range, light of sight (LOS), point-to-point cordless data transfer. It possesses not only the advantages of low cost, high speed infrared emitters and detectors but also the availability of spectral region that is wide and unregulated. The Infrared Data Association (IrDA) has established standards for short-range, half duplex LOS links operating at bit rates up to 4 Mb/s. Through prudent use of the technologies employed in currently available systems, it is possible to enhance the performance of wireless infrared transmission significantly. This design is based on the 10 Mb/s diffuse links infrared transmission system with 4-PPM modulation.

The critical issue to build an infrared link at this data rate is to develop a high performance receiver. In general, the receiver consists of an optical detector, analog front-end, an A/D converter, a matched filter, timing recovery circuits, and demodulation circuits. For most infrared link applications, the optical signals over the $780 - 950\text{nm}$ wavelength band are detected by silicon photodiodes and transformed to electric signals. The signal will be further processed by

the analog front-end (AFE) circuit before digitization. The main function of the AFE is the automatic gain control (AGC) that keeps the signal within the dynamic range so as to fully load the fixed scale of the A/D converter and to provide the detection circuits in further synchronization process with signals of amplitude within the predefined level. To enhance the data transmission rate, the AGC needs to converge fast while averting from noise disturbance. The rest of this paper is to discuss a dual-loop AGC architecture that resorts its wide loop bandwidth to obtain a fast acquisition and turns to narrow loop bandwidth for less jitter performance at the steady state. Section II describes the proposed AGC architecture and circuit design followed by simulation results in Section III. Finally, conclusions are drawn in Section IV.

2. AGC ARCHITECTURE AND CIRCUIT

The AGC signal processor applied in the receiver of 10-Mb/s IR diffuse link demands fast convergence. The transmission system uses 4-PPM modulation and full slot scheme with slot rate of 20 MHz. The transmitted data package contains 2,098 bits including 70 preamble sequence bits, 256 training PN code bits, and 1,772 data bits. Accordingly, the analog front-end must achieve its steady state in $5\mu\text{s}$, i.e., 25 symbol periods of the preamble signal. To speed up the acquisition process of the conventional feedback-type AGC system and less sensitive to environmental and process variations, a dual-bandwidth AGC VLSI architecture is proposed as shown in Fig.1. The architecture and circuit designs are described in the following.

2.1 Architecture

The proposed AGC comprises a forward path and a feedback path that automatically regulate the loop bandwidth. The forward path includes a variable gain amplifier (VGA), a shaping filter, and a gain/buffer, whereas the feedback path contains an envelope detector, a switch, and two integrators. These two integrators with different unity-gain frequencies provide two different corresponding loop bandwidth coefficients for the AGC. In the beginning of the loop acquisition when the AGC output magnitude error is large, the wider integrator A dominates the loop response for fast convergence. When the output signal gradually approaches the reference value V_{ref} , the small unity-gain frequency in-




Figure 3: Exponential-type VGA




Figure 4: 2nd-order Bessel high pass filter




Figure 5: 2nd-order Bessel low pass filter

ductance stage, a current amplification stage, and a transimpedance stage. The input voltage signal is firstly converted to current by a source coupled pair and then amplified by two current mirrors, M2-M3 and M4-M5. Finally, the signal is converted back to voltage by the transimpedance stage composed of M7 and M8. The voltage gain of this block can be described as

$$A_{qb} = G_{m1} \times A_{i1} \times A_{i2} \times R_z \quad (4)$$

The current gains, A_{i1} and A_{i2} , are achieved by the device ratios of current mirrors M2, M3 and M4, M5. With shunt-shunt feedback connection [2], R_z is the transimpedance




Figure 6: Gain/buffer circuit

value as

$$R_z = \frac{A}{1 + A\beta} = R_t \frac{g_m R_t}{1 + g_m R_t} \quad (5)$$

where g_m is the sum of M7 and M8 transconductance values and R_t is realized by a PMOS transistor biased at triode region. The circuit yields wide bandwidth for its low impedance at each node of the transconductance stage and current amplification stage. The impedances at node 3 and node 4 are reduced by a factor of $(1 + A\beta)$, which shifts the poles at node 3 and 4 to higher frequencies.

2.5 Feedback path

The feedback path consists of a magnitude detector, a loop filter, and switch circuit that provide the integration function of two different unity gain frequencies. The adopted non-coherent envelope detection comprises a rectifier followed by a loop filter as shown in Fig.7. The rectifier is an alternating voltage follower configuration [4] that extracts the output signal from the common source node. The 1st-order loop filter is realized by a simple RC constant configuration with a pole $\frac{g_m}{C}$ at 1 MHz.




Figure 7: Feedback path of AGC

The voltage difference between the output signal envelope $V_{o,det}$ and the reference signal V_{ref} is retrieved and integrated by an OP-based integrator. To linearize the MOS resistors in the integrator, the double-MOSFET method [3] is adopted. The switch and two integrators are realized by a proposed switched integrator technique. It firstly compares the output magnitude with threshold voltages $V_{th,L}$ and $V_{th,H}$ and then applies one of the two bias voltages to the MOS-resistors so as to assign the unity gain frequency parameter of the integrator.

The designed op-amp is a two-stage configuration with 68 MHz unity-gain frequency. The switched integrator changes the unity gain frequency 600 kHz and 75 kHz respectively according to the outputs of the comparators. This mechanism is used to yield a large unity gain frequency at the initial acquisition state and a small unity gain frequency at the steady-state for the dual-loop AGC.

3. POST LAYOUT SIMULATION RESULTS

Fig.8 shows the chip layout of the proposed dual-loop AGC which consists of VGA, BPF, gain/buffer, rectifier, loop filter and switch circuit. The AGC is realized in a $0.6\mu\text{m}$ SPTM CMOS technology with $1,800 \times 1,800\mu\text{m}^2$ chip area. Fig.9 shows the dual-loop switching behavior. As the input signal magnitude changes abruptly, the comparator will change the MOSFET resistor biasing voltage and induce the commutation of the two feedback loops. The constant output magnitude can be demonstrated in Fig.10 with input signal strength from 40mV_{pp} to 400mV_{pp} . The AGC has an acquisition time less than $5\mu\text{s}$. The overall chip performance is summarized in Table1.




Figure 8: chip layout of dual loop AGC.

Power supply	3.3V
Technology	TSMC $0.6\mu\text{m}$ SPTM CMOS
VGA dynamic range	$> 20\text{dB}$ ($40\text{mV}_{pp} \sim 400\text{mV}_{pp}$)
VGA output	180mV_{pp}
VGA bandwidth	100MHz @ 0.1-pF loading
Constant AGC output	1V_{pp}
SNR	52dB @ 10-pF loading
THD	-33dB @ 10MHz , 200mV_{pp}
Wide loop bandwidth	500kHz
Narrow loop bandwidth	50kHz
Power consumption	80mW

Table 1: Performance summary of the post-layout simulation results





Figure 9: The switching behavior of the two feedback loops.



(a) 40mV_{pp} input (b) 400mV_{pp} input

Figure 10: Constant 1V_{pp} magnitude output with respect to different input signal strength.

4. CONCLUSION

A dual-loop AGC architecture has been proposed for the high speed 10Mbps infrared communication analog front-end circuit. With 500kHz wide loop bandwidth at the initial acquisition state and 50kHz narrow loop bandwidth at the steady state, the AGC achieves $5\mu\text{s}$ fast convergence time and maintains noise immunity. It provides 1V_{pp} magnitude for 20dB input strength range and consumes 88mW power including the driving buffer.

5. ADDITIONAL AUTHORS

Yu-Zieh Chang, Industrial Technology Research Institute, Hsin-Chu, Taiwan R.O.C

6. REFERENCES

- [1] John M. Khoury, "On the design of constant settling time AGC circuits", *IEEE Trans. on Circuits and Systems II*, vol. 45, No. 3, pp. 283-294, March, 1998.
- [2] C.K. Wang, P.C. Huang, C.Y. Huang and Y.D. Wang, "Fully differential transconductance transimpedance wideband amplifier", U.S. Patent 5,451,902 5,581,212.
- [3] Mohammed Ismail, Shirley V. Smith, Richard G. Beale, "A new MOSFET-C universal filter structure for VLSI", *IEEE Journal of Solid-State Circuits*, vol. 23, No. 23, pp. 183-194, Feb. 1988.
- [4] Z.H. Wang, "Full-wave precision rectification that is performed in current domain and very suitable for CMOS implementation", *IEEE Trans. on Circuit and System I*, vol. 39, pp. 456-462, June, 1992.