Intelligent GPS receiver for robust carrier phase tracking in kinematic environments

W.-L. Mao, H.-W. Tsao and F.-R. Chang

Abstract: Carrier phase measurement is essential for high accuracy positioning in mobile Global Positioning System (GPS) applications. For GPS receiver design, a narrow loop noise bandwidth is desirable to reduce the phase jitter due to thermal noise. However, it deteriorates the capability of tracking loops and may result in cycle slips. Based on an adaptive bandwidth criterion, a new design procedure for intelligent GPS receivers is presented to improve carrier phase tracking in the presence of highly kinematic environments. A fuzzy logic controller (FLC), which uses the carrier phase and frequency errors as input data, is first employed to provide rapid and accurate control of digital phase-locked loops (DPLL) in the transient and steady states. When the phase error or frequency error is large, the intelligent carrier loop increases the loop bandwidth adaptively and performs fast locking. Once the tracking errors are reduced, this tracking loop decreases the loop bandwidth and improves ranging accuracy. By utilising the highest dynamic stress information, the FLC loop is developed to offer several advantages over traditional methods in acquisition limitations, these being: wider lock range (150 Hz) and pull-in range (400 Hz); faster pull-in speed; and larger frequency ramp range (412 Hz/s). Simulation results demonstrate that the proposed fuzzy-based receiver does achieve a shorter settling time and broader acquisition range than conventional tracking loops while preventing the occurrence of cycle skipping.

1 Introduction

The Global Positioning System (GPS) receiver has become a commonly used navigation instrument for aircraft precision approaches, missile systems, automated vehicle guidance, and other applications. Making use of carrier phase information can provide the highest surveying measurements within a millimetre level of accuracy. However, robust carrier phase tracking is still a challenging task for GPS when the receivers undergo significant dynamics [1]. To obtain an accurate estimate of phase information, narrow loop noise bandwidth is often utilised in carrier loops to decrease the thermal noise and extract the precise phase of the carrier signal. There is a price to pay, however, and that price is dynamic performance. This can lead to a serious degradation in PLL acquisition characteristics and result in a poor pull-in (or capture) capability. Under highly dynamic environments, the carrier phases cannot be tracked promptly by this conventional digital phase-locked loop (DPLL), and this failing will increase the probability of cycle skipping. Once cycle slips occur, several measurement epochs will be missed, and a timeconsuming ambiguity search procedure needs to be

restarted. To overcome this notable contradiction, some new adaptive-bandwidth DPLLs are necessary to improve the phase tracking capacity and positioning accuracy simultaneously.

Few researchers have investigated the GPS receiver design in a variety of mobile environments. Simon and El-Sherief [1] proposed a fuzzy PLL estimation filter for missile navigation. Gradient-descent and genetic algorithms were used to optimise the fuzzy estimators. However, their tracking model needed a priori known specific trajectory (including nominal satellite-to-missile range, velocity and acceleration) to train the fuzzy PLL architecture, and thus it was not a suitable method for practical receiver design. Jwo [2] presented an optimal estimator for bandwidth determination in dynamic environments based on a linear Kalman filter. The optimal noise bandwidths were obtained for a linear PLL model in the steady state. However, if the receivers operate in kinematic circumstances, the linear model assumption no longer holds. Furthermore, the PLL may lose tracking in the transient process and never return to the synchronisation operation [3]. To date, no studies have attempted to design an intelligent receiver in which the motion direction is subject to very large dynamics. It is an important problem, as GPS receivers are utilised in various consumer and aerospace applications.

This paper presents a new GPS receiver architecture capable of varying the loop bandwidth in accordance with signal dynamics to provide robust carrier phase tracking. In general, the mobile carrier phase signal is comprised of five components, these being: (i) a phase offset; (ii) a sinusoidal phase jitter; (iii) a frequency offset; (iv) a frequency ramp offset; and (v) a jerk offset. On the basis of a vehicle's maximum dynamic stress, the loop order of the PLL and the corresponding acquisition limitations, including lock range, frequency ramp range, or jerk range, can be determined. The soft-computing fuzzy logic technique can co-operate with the digital loop filter to accomplish intelligent control of

© IEE, 2004

IEE Proceedings online no. 20040188

doi: 10.1049/ip-rsn:20040188

Paper first received 12th November 2002 and in revised form 30th October 2003 $\,$

W.-L. Mao is with the Department of Electrical Engineering, Mingchi Institute of Technology, 84 Gungjuan Rd. Taishan, Taipei Hsien, Taiwan 243, Republic of China

H.-W. Tsao and F.-R. Chang are with the Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, Republic of China

noise bandwidth in an on-line fashion. The carrier phase and frequency errors periodically estimated by a phase discriminator (PD) and a frequency discriminator (FD) are used as two inputs for the fuzzy logic controller (FLC). When the absolute value of the phase error or frequency error is increasing under conditions of high acceleration, the FLC produces an adaptive gain to the digital loop filter and varies the tracking loop bandwidth automatically. Once the tracking errors approach zero in the steady state, the loop bandwidth shrinks and returns to a narrowband DPLL. By tuning the control rules and membership functions iteratively, the intelligent FLC can regulate the DPLL swiftly and improve the acquisition capability. Based on this adaptive bandwidth-control algorithm, our FLC carrier loop is elaborated to provide: (i) a wider lock range and pull-in range; (ii) a faster pull-in process; and (iii) a larger frequency ramp range in a wide variety of kinematic environments.

2 Kinematic system descriptions

2.1 Carrier phase model

Figure 1 illustrates a simplified block diagram of the baseband signal processor of a GPS receiver channel. The received discrete time observation sample can be modelled as

$$r(iT_s) = \sqrt{2P}D[iT_s - \tau]CA[iT_s - \tau]\cos[\omega_{IF}iT_s + \theta(iT_s)] + n_i$$
(1)

where P is the average power of the received signal, $D[\cdot]$ is the binary data (50 bps) sequence, $CA[\cdot]$ is the Gold code C/A sequence, $T_s = 1/f_s$ is the sample period, τ is the code transmission time delay with respect to the GPS system time, ω_{IF} is the IF carrier radian frequency, $\theta(iT_s)$ is the unknown carrier phase to be estimated, and n_i is the received noise modelled as additive white Gaussian noise (AWGN) with a two-sided power spectral density of $N_0/2$ W/Hz.

The relative motion of satellites and vehicles has significant effects on the phase and frequency tracking of GPS receivers. The kinematic carrier phase $\theta(iT_s)$ mainly includes five components: (a) phase offset, (b) sinusoidal phase jitter, (c) frequency offset, (d) frequency ramp offset and (e) jerk (frequency acceleration) offset. A mathematical model for the carrier phase at the sampling instants can be expressed as




Fig. 1 Simplified GPS baseband block diagram

$$\theta(iT_s) = \theta_0 + \sum_{j=1}^{J} A_j \sin \omega_j (iT_s) + \omega_0 (iT_s) + \frac{1}{2} \alpha_0 (iT_s)^2 + \frac{1}{6} J_0 (iT_s)^3$$
 (2)

where θ_0 (rad) is a constant phase difference between the satellite and receiver. The phase jitter arises as the response of vibration behaviour of the kinematic vehicles on the fly and is typically modelled as a sum of sinusoidal waveforms with frequencies ω_j and amplitudes A_j . ω_0 (rad/s) is the amount of Doppler frequency fluctuations. α_0 (rad/s²) and J_0 (rad/s³) are the frequency ramp and frequency acceleration of the highly dynamic users. The frequency ramp caused by the satellite motion (as much as 1 Hz/s) is usually small in GPS, so we will consider only the motion of vehicles [4]. We assume that the user has an acceleration of a_r (m/s²), and the equivalent Doppler frequency ramp is then

$$\alpha_0 = \left(\frac{\omega_c}{c}\right) a_r \, (\text{rad/s}^2) \tag{3}$$

where c is the speed of light and ω_c (rad/s) is the GPS L1 carrier radian frequency (= $2\pi \times 1575.42 \times 10^6$ rad/s). As an example, for a high-speed airplane with acceleration of 7 G (G = gravitational acceleration with a value of 9.8 m/s²), the corresponding Doppler frequency ramp α_D is 2263.5 rad/s² (= 360 Hz/s). The Z-transform of the phase signal is given by

$$\theta(z) = \frac{\theta_0 z}{z - 1} + \sum_{j=1}^{J} \frac{A_j \sin \omega_j T_s z}{z^2 - 2 \cos \omega_j T_s z + 1} + \frac{\omega_0 T_s z}{(z - 1)^2} + \frac{\alpha_0 T_s^2 z (z + 1)}{2(z - 1)^3} + \frac{J_0 T_s^3 z (z^2 + 4z + 1)}{6(z - 1)^4}$$
(4)

For this great diversity of phase components, an intelligent receiver design is required to acquire the desired frequency and frequency ramp offset promptly and without losing lock

2.2 Cycle slips

Because of the large dynamics and phase noise in satellite communication channels, the carrier tracking errors will change rapidly and result in cycle skipping. Since a phase discriminator cannot recognise the difference between θ_e and $\theta_e + 2n\pi$ (n is an integer), synchronisation failure may occur. This phenomenon is called cycle slipping, i.e. jumps of the carrier phase by an integer multiple of periods. Once cycle slips happen, they degrade the accuracy of the carrier phase range and the position message obtained from such carrier phase observables. Restarting the carrier phase ambiguity process is a time and computation intensive task and should be avoided for as long as possible.

In the carrier loop design, a tradeoff between two contradicting demands is always involved. The thermal noise jitter is sensitive to the loop noise bandwidth. Decreasing loop noise bandwidth can prevent loss of lock due to thermal noise. However, it will also reduce the ability of the loop to track the Doppler-shifted carrier phase signal induced by user dynamics. In typical GPS applications, the tracking loop bandwidths B_n are usually designed to be in the range $5-15\,\mathrm{Hz}$ [5]. The acquisition parameters of such a second-order PLL [3, 6] can be obtained approximately as:

IEE Proc.-Radar Sonar Navig., Vol. 151, No. 3, June 2004

$$\omega_n = 2B_n(\zeta + 0.25\zeta^{-1})^{-1} \tag{5a}$$

$$\omega_L \approx 2\xi \omega_n$$
 (5b)

$$\omega_{PO} \approx 1.8\omega_n(\xi+1)$$
 (5c)

$$\alpha_{PO} \approx \omega_n^2$$
 (5d)

where ω_n (rad/s) is the natural frequency and ξ is the damping ratio. ω_L is the lock range in which the PLL can lock within a single cycle, ω_{PO} is the pull-out range and α_{PO} is the frequency ramp range. The loop can regain lock for frequency $|\omega| < \omega_{PO}$ and frequency ramp $|\alpha| < \alpha_{PO}$. Taking $\xi = 0.707$, the pull-out range is $\omega_{PO} \approx 87$ rad/s (= 13.8 Hz) and the frequency ramp range is $\alpha_{PO} \approx 800$ rad/s² (= 127.3 Hz/s). It is difficult to maintain lock for such a narrowband PLL in the presence of the severe Doppler effects and acceleration dynamics.

The thermal noise is another possible cause of cycle slipping in PLL. The one-sigma thermal noise jitter [7] has been derived:

$$\sigma_R^2 = \frac{B_n}{CNR} \left[1 + \frac{1}{2T \times CNR} \right] \tag{6}$$

where σ_R (rad) is the tracking error standard deviation, T (s) is the predetection integration time (PIT), and CNR is the carrier-to-noise ratio, which typically ranges from 35 to 55 dBHz [5] in GPS. In nominal ranges of CNR, the thermal noise can always be considered insignificant compared to the phase error described above. If we assume $B_n = 10 \, \text{Hz}$ and $T = 1 \, \text{ms}$, the three-sigma value $(3\sigma_R)$) is 0.017 - 0.182 rad. It is obvious that cycle slipping due to high dynamic trajectory becomes the dominant factor during the transient periods.

3 Proposed intelligent receiver

When the SV code and frequency have been successfully replicated during the search process, the carrier loop is activated to synchronise the incoming phase signal. Figure 2 demonstrates the block diagram of our proposed GPS carrier-tracking loop. This system is composed of two baseband correlators, a phase discriminator (PD), a frequency discriminator (FD), a fuzzy logic controller (FLC), a loop filter, and a numerical controlled oscillator (NCO). The PD and FD use both in-phase (I) and quadrature-phase (Q) samples to produce the carrier phase and frequency errors. The intelligent loop filter, consisting of the FLC and digital filter, achieves adaptive bandwidth

adjustment to improve the acquisition capacity and ranging performance.

3.1 Phase/ frequency discriminator

The received sequence $r(iT_s)$ is mixed with the local prompt code and I/Q replica carrier signals for carrier synchronisation. After the integration and dump processes, the outputs of I- and Q-phase accumulators become:

$$I(kT) = \frac{A}{\sqrt{2}}\cos[\theta(kT) - \hat{\theta}(kT)] + n_{I,k}$$
 (7a)

$$Q(kT) = \frac{A}{\sqrt{2}}\sin[\theta(kT) - \hat{\theta}(kT)] + n_{Q,k}$$
 (7b)

where $A=2\sqrt{P}MD(kT)\sin c(\Delta\omega T/2)R(\tau-\hat{\tau})$ is the integrated amplitude of I/Q phase components, $\sin c(x)=\sin x/x$, $R(\cdot)$ is the autocorrelation function of C/A codes, $\Delta\omega=(\theta_k-\theta_{k-1})/T$, and $M=T/T_s$ is the number of samples summed together to update the loop. $\theta(kT)$ and $\hat{\theta}(kT)$ are the carrier phases of the received signal and local carrier signal. $n_{I,k}$ and $n_{Q,k}$ are I- and Q-phase baseband noise components due to input noise n_i .

The PD and FD measure the phase and frequency differences between the input signal and the NCO output signal. The phase and frequency errors can be computed using arc-tangent functions as given by:

$$\theta_e(kT) = \tan^{-1} \left[\frac{Q_k}{I_k} \right] = \phi(kT) + n_{\theta,k}$$
 (8a)

$$\omega_e(kT) = \tan^{-1} \left[\frac{CP_k}{DP_k} \right] = \left[\phi(kT) - \phi(kT - T) \right] + n_{\omega,k}$$
(8b)

with:

$$\phi_k = \theta_k - \hat{\theta}_k$$

$$DP_k = I_k \times I_{k-1} - Q_k \times Q_{k-1}$$

$$CP_k = I_{k-1} \times Q_k - I_k \times Q_{k-1}$$

where $\theta_e(kT) \in [-\pi, \pi]$ is the carrier phase error with input noise disturbance $n_{\theta,k}$, and $\omega_e(kT) \in [-\pi, \pi]$ is the phase difference offset proportional to the rotation rate of a signal phase with noise disturbance $n_{\omega,k}$. DP_k is the dot-product vector and CP_k is the cross-product vector derived form the successive baseband signal vectors $[I_k, Q_k]$ and $[I_{k-1}, Q_{k-1}]$.




Fig. 2 Proposed intelligent GPS carrier tracking loop

IEE Proc.-Radar Sonar Navig., Vol. 151, No. 3, June 2004

Fuzzy logic controller

We here develop a new carrier-tracking loop based on the digital PLL architecture, in which a fuzzy logic controller is designed according to the vehicle's dynamics. The equivalent baseband model of an FLC third-order loop is shown in Fig. 3a. Fuzzy control provides a means of converting a control strategy composed of a set of linguistic rules into an automatic control strategy. This technique requires only moderate computational complexity compared to conventional schemes, while tracking the phase and frequency fluctuations effectively and rapidly. We employ two input

variables and one output variable in the FLC design. The fuzzy inputs are:

$$x_{1,k} = \theta_{e,k} \tag{9a}$$

$$x_{2,k} = \omega_{e,k} \tag{9b}$$

where $\theta_{e,k}$ and $\omega_{e,k}$ are the phase error and frequency error determined from (8), respectively. The fuzzy output variable v_k gives the adaptive driving gain (error) to the digital filter in the loop. Both FLC and loop filter join together as an intelligent loop filter, which widens and




Fig. 3 Equivalent fuzzy DPLL baseband model (a), and membership functions and fuzzy rule table (b)

narrows the tracking loop bandwidth automatically when a receiver experiences significant acceleration.

In our FLC design, seven fuzzy terms are defined as the standard linguistic labels. These terms are: negative large (NL), negative medium (NM), negative small (NS), zero (ZE), positive small (PS), positive medium (PM) and positive large (PL). NL, NS, ZE, PS and PL are used over the domain of input variables $(\theta_{e,k}, \omega_{e,k})$, and NL, NM, NS, ZE, PS, PM and PL are used over the domain of the output variable (v_k) . We choose triangular-shaped membership functions (MFs) for the input and output variables. The inference mechanism based on the Mamdani algorithm is utilised. The fuzzy rule table providing the human knowledge base of the controller is shown in Fig. 3b. It indicates that the absolute value of fuzzy output v_k grows rapidly when the absolute phase error $\theta_{e,k}$ or frequency error $\omega_{e,k}$ becomes large, and improves the DPLL tracking capability. If the absolute phase error and frequency error are small, the fuzzy output is reduced, as is the loop bandwidth, which enhances the measurement accuracy. These fuzzy rules can be expressed as

$$R^{i}$$
: If x_{1} is A_{1}^{i} , and x_{2} is A_{2}^{i} , then y is B^{i} . $i = 1, 2, ..., 25$

where x_1 , x_2 and y are linguistic variables, and A_1^i , A_2^i and B^i are linguistic labels (or fuzzy sets) characterised by MFs.

A defuzzification process is utilised to determine a crisp value according to the fuzzy output from the inference mechanism. The centre-average method, which calculates the centre of the area of the inference mechanism output possibility distribution, is used as the defuzzification strategy in our DPLL. The output \bar{y} can be obtained as follows:

$$\bar{y} = \frac{\sum_{i=1}^{n} y_i u(y_i)}{\sum_{i=1}^{n} u(y_i)}$$
 (10)

where n is the number of fuzzy output sets, y_i is the numerical value of the ith output membership function, and $u(y_i)$ represents its membership value at the ith quantisation level. When the fuzzy inputs $\theta_{e,k}$ and $\omega_{e,k}$ are close to zero in the steady state, it means that the phase lock status is accomplished and the FLC loop becomes a narrowband DPLL with the highest degree of measurement precision.

4 Digital carrier loop design

The order of a carrier loop is related to its capability to acquire different types of signal dynamics. Since a second-order PLL is unconditionally stable but suffers from acceleration stress error, high-dynamic receivers typically

use third- or fourth-order PLLs to provide the desirable characteristic of being able to track an accelerating frequency input. Stability becomes a major concern for these high-order loops, and analysis needs to be performed first in the analogue domain. The closed-loop system transfer functions with loop filters $(a\omega_n s + \omega_n^2)/s$, $(b\omega_n s^2 + a\omega_n^2 s + \omega_n^3)/s^2$ and $(c\omega_n s^3 + b\omega_n^2 s^2 + a\omega_n^3 s + \omega_n^4)/s^3$ can be written as

$$T(s) = \begin{cases} \frac{a\omega_{n}s + \omega_{n}^{2}}{s^{2} + a\omega_{n}s + \omega_{n}^{2}} & \text{(2nd order)} \\ \frac{b\omega_{n}s^{2} + a\omega_{n}^{2}s + \omega_{n}^{3}}{s^{3} + b\omega_{n}s^{2} + a\omega_{n}^{2}s + \omega_{n}^{3}} & \text{(3rd order)} \\ \frac{c\omega_{n}s^{3} + b\omega_{n}^{2}s^{2} + a\omega_{n}^{3}s + \omega_{n}^{4}}{s^{4} + c\omega_{n}s^{3} + b\omega_{n}^{2}s^{2} + a\omega_{n}^{3}s + \omega_{n}^{4}} & \text{(4th order)} \end{cases}$$

The stability condition can be determined using Routh-Hurtwitz criteria, and are found to be:

$$a, \omega_n > 0$$
 (2nd order)
 $a, b, \omega_n > 0$ and $ab > 1$ (3rd order)
 $a, b, c, \omega_n > 0, \ bc > a$ and $abc > a^2 + c^2$ (4th order)
(12)

The frequency response of the tracking loop is obtained by substituting $s = j2\pi f$, where f is the frequency in Hz. The single-sided loop noise bandwidth B_n for the closed loop is defined by

$$2B_n = \int_{-\infty}^{+\infty} |T_N(j2\pi f)|^2 df \tag{13}$$

with
$$|T_N(j2\pi f)|^2 = T_N(j2\pi f)T_N(-j2\pi f)$$

$$T_N(j2\pi f) = \frac{d_1(j2\pi f)^{N-1} + d_2(j2\pi f)^{N-2} + \dots + d_N}{(j2\pi f)^N + d_1(j2\pi f)^{N-1} + d_2(j2\pi f)^{N-2} + \dots + d_N}$$

where N is the order of transfer function. The analytical solution for the loop bandwidth can be computed as a function of d_1, d_2, \dots, d_N [8]. The results are summarised in Table 1 for loops of second- to fourth-order. The natural frequency can be found as:

Table 1: Loop noise bandwidth B_n from loop constants

$$T_{N}(s) = \frac{d_{1}s^{N-1} + d_{2}s^{N-2} + \dots + d_{N}}{s^{N} + d_{1}s^{N-1} + d_{2}s^{N-2} + \dots + d_{N}}$$

$$D = 2$$

$$T_{2}(s) = \frac{a\omega_{n}s + \omega_{n}^{2}}{s^{2} + a\omega_{n}s + \omega_{n}^{2}}$$

$$D = 3$$

$$T_{3}(s) = \frac{b\omega_{n}s^{2} + a\omega_{n}^{2}s + \omega_{n}^{3}}{s^{3} + b\omega_{n}s^{2} + a\omega_{n}^{2}s + \omega_{n}^{3}}$$

$$D = 4$$

$$\omega_{n} = \begin{cases} \left[\frac{4a}{1+a^{2}} \right] B_{n} & \text{(2nd order)} \\ \left[\frac{4(ab-1)}{ab^{2}+a^{2}-b} \right] B_{n} & \text{(3rd order)} \\ \left[\frac{4(abc-a^{2}-c^{2})}{c^{2}(ab-c)+a(b^{2}-ac-1)-bc} \right] B_{n} & \text{(4th order)} \end{cases}$$
(14)

To build a digital PLL filter for software implementation, the backward Euler method (BEM, $1/s \leftrightarrow T/(1-z^{-1})$) with stable transformation is applied to mapping from s to z. In this paper, K_d denotes the gain of the phase detector chosen as unity for the arc-tangent type of discriminator, and K_n is the gain of NCO. The mathematical model of the NCO can be expressed as

$$N(z) = \frac{K_n z^{-1}}{1 - z^{-1}} \tag{15}$$

The digital filters have the following transfer functions:

$$F(z) = \frac{(K_1 + K_2) - K_1 z^{-1}}{1 - z^{-1}}$$
 (2nd order)
$$F(z) = \frac{(K_1 + K_2 + K_3) - (2K_1 + K_2)z^{-1} + K_1 z^{-2}}{1 - 2z^{-1} + z^{-2}}$$
 (3rd order)

$$F(z) = \frac{\begin{cases} (K_1 + K_2 + K_3 + K_4) - (3K_1 + 2K_2) \\ +K_3)z^{-1} + (3K_1 + K_2)z^{-2} - K_1z^{-3} \end{cases}}{1 - 3z^{-1} + 3z^{-2} - z^{-3}}$$
 (4th order)

Substituting (15) and (16) into the carrier loops, the discretetime closed-loop transfer functions can be obtained,

$$T(z) = \frac{K_d K_n z^{-1} \left[(K_1 + K_2) - K_1 z^{-1} \right]}{\left\{ \begin{array}{l} 1 + \left[K_d K_n (K_1 + K_2) - 2 \right] z^{-1} \\ + \left[1 - K_d K_n K_1 \right] z^{-2} \end{array} \right\}} \quad \text{(2nd order)}$$

$$T(z) = \frac{\begin{cases} K_d K_n z^{-1} [(K_1 + K_2 + K_3) \\ -(2K_1 + K_2) z^{-1} + K_1 z^{-2}] \end{cases}}{\begin{cases} 1 + [K_d K_n (K_1 + K_2 + K_3) - 3] z^{-1} + [3 \\ -K_d K_n (2K_1 + K_2)] z^{-2} + [K_d K_n K_1 - 1] z^{-3} \end{cases}}$$
(3rd order)

$$T(z) = \frac{\begin{cases} K_{d}K_{n}z^{-1}[(K_{1} + K_{2} + K_{3} + K_{4}) - (3K_{1} + 2K_{2}) \\ +K_{3})z^{-1} + (3K_{1} + K_{2})z^{-2} - K_{1}z^{-3}] \end{cases}}{\begin{cases} 1 + [K_{d}K_{n}(K_{1} + K_{2} + K_{3} + K_{4}) - 4]z^{-1} + [6] \\ -K_{d}K_{n}(3K_{1} + 2K_{2} + K_{3})]z^{-2} + [K_{d}K_{n}(3K_{1}) \\ +K_{2}) - 4]z^{-3} + [1 - K_{d}K_{n}K_{1}]z^{-4} \end{cases}}$$
(4th order)

with:

$$K_1 = \frac{a\omega_n T}{K_d K_n}$$
, $K_2 = \frac{\omega_n^2 T^2}{K_d K_n}$ (2nd order)

$$K_1 = \frac{b\omega_n T}{K_d K_n}, \ K_2 = \frac{a\omega_n^2 T^2}{K_d K_n}, \ K_3 = \frac{\omega_n^3 T^3}{K_d K_n}$$
 (3rd order)

$$K_1 = \frac{c\omega_n T}{K_d K_n}, \quad K_2 = \frac{b\omega_n^2 T^2}{K_d K_n}$$

$$K_3 = \frac{a\omega_n^3 T^3}{K_d K_n}, \quad K_4 = \frac{\omega_n^4 T^4}{K_d K_n} \quad \text{(4th order)}$$

where K_1 , K_2 , K_3 and K_4 are the digital filter coefficients derived from the BEM.

The systematic design procedure of the FLC carrier loop is shown in Fig. 4. The maximum velocity, acceleration and jerk stress of the users with GPS receivers need to be obtained first. We can then determine the desired PLL acquisition limitations, e.g. (a) lock range (ω_D) , (b) frequency ramp range (α_D) and (c) jerk range (J_D) for a loop. A small tracking loop bandwidth is adopted to maintain accurate position and velocity measurements. After converting the analogue PLL to the digital domain via BEM, the fuzzy logic method is employed as an adaptive controller for the digital loop to perform bandwidth adjustment and rapid carrier phase tracking. The static and dynamic tests for different trajectories at a low CNR of 35 dBHz are used to evaluate acquisition performance. Because the carrier loops are nonlinear near the threshold region, the Monte Carlo (MC) simulation should be employed to determine the true tracking capabilities of GPS receivers under various conditions. Through appropriate adjustment of the control rules and membership functions, an excellent FLC controller can be obtained with respect to desired tracking specifications.




Fig. 4 Design procedure of intelligent carrier loop

IEE Proc.-Radar Sonar Navig., Vol. 151, No. 3, June 2004

5 Simulation results

To demonstrate the performance of our proposed FLC GPS receiver, several computer simulation results under different circumstances will be presented. We consider tracking of the L1 carrier frequency in this work. The received signal is bandpass filtered, amplified and down-converted to IF and then digitised. The IF is fixed at 1.25 MHz, and a sampling frequency of 5 MHz is selected. The CNR for GPS receiver is defined as

$$CNR = 10 \log(SNR \times B) = 10 \log\left(\frac{P}{2 \times \sigma_n^2 \times T}\right) [\text{dBHz}]$$
(18)

where P is the power of the received signal, which can be assumed as unity without loss of generality (from 1), σ_n^2 is the power of AWGN and T = 1 ms is the PIT. Our DPLL tests here are conducted in a noisy condition with a lowest value of CNR 35 dBHz. The experiments are divided into two categories: (a) a set of static tests, which are performed with constant phase, sinusoidal jitter, frequency and frequency ramp inputs, with each result obtained based on 1000 independent MC simulations, and (b) the dynamic test, which is conducted with one simulated trajectory to evaluate the actual kinematic performance of the FLC loop. Four types of DPLL are compared, namely third-order DPLL with FLC, conventional second-, third- and fourthorder DPLLs. The complete fuzzy rules for the FL controller are illustrated in Fig. 3b. This controller is designed using two desired target operation limitations: a lock range of 150 Hz and a frequency ramp range of 412 Hz/s (= 8 G acceleration). For the five linguistic terms utilised for each input variable, 25 rules are developed for the FLC. The tracking loop bandwidths are set to 10 Hz and the corresponding digital filter parameters are summarised in Table 2.

5.1 Static tests


Figures 5a, b illustrate the phase offset and phase error response of each of the DPLL schemes, when a 1 rad step input is applied. The total simulation time is 200 ms. It is seen that the FLC scheme can achieve a better performance with a settling time of 6 ms for 5% phase error specification. On the other hand, the conventional second-, third- and fourth-order loops require settling times of 229, 715 and 4389 ms, respectively. Performances of each loop for phase jitter tracking are demonstrated in Fig. 6. A single-tone jitter with a frequency of 25 Hz and $A_1 = 1.2$ is considered. The residual phase errors of the traditional DPLLs are more than 0.5 rad in the steady state. It is observed that the FLC loop can handle the tracking of the jitter waveform promptly in both amplitude and phase.

Figures 7a, b show the system responses when an instantaneous 40 Hz frequency offset is applied. It can be seen that loss of lock occurs in traditional second- and

Table 2: Digital filter parameters of each DPLL

Type of DPLL	Digital filter parameters				
2nd-order loop	$K_1 = 2.123 \times 10^{-5}, \ K_2 = 2.833 \times 10^{-7}$				
3rd-order loop	$K_1 = 3.434 \times 10^{-5}, \ K_2 = 1.422 \times 10^{-7}$				
	$K_3 = 1.648 \times 10^{-9}$				
4th-order loop	$K_1 = 1.882 \times 10^{-5}, \ K_2 = 1.888 \times 10^{-7}$				
	$\textit{K}_{3} = 9.1 \times 10^{-10}, \textit{K}_{4} = 6.375 \times 10^{-12}$				

 $K_d = 1, \; K_n = 400\pi, \; B_n = 10 \; Hz$






Fig. 5 Phase step responses and phase errors for each FLC, second-, third- and fourth-order DPLL when input phase offset is 1 rad

- a Phase step response
- b Phase step error

third-order loops. The recovery process is rather slow, so a long pull-in time is required to regain lock. However, the phase tracking performance is excellent and the control loop remains locked the entire time with the FLC method. The FLC loop requires only 4 ms of settling time to reach the 5% frequency error specification. Furthermore, an extended dynamic trajectory is also conducted with the input frequency of 200 Hz. Figure 8 presents the loop tracking performance of the FLC scheme during the initial 200 ms. The fuzzy algorithm works fairly well to accomplish a fast settling time of 110 ms for 5% frequency error specification. The overall performance comparisons of four kinds of DPLL are illustrated in Table 3, where input frequency offset varies from 20 to 200 Hz. Note that, if no fuzzy controller is utilised, the capture ranges of traditional loops are rather small and result in loss of lock when the frequency





Fig. 6 Sinusoidal phase jitter responses and phase errors for each FLC, second-, third- and fourth-order DPLL when jitter frequency is 25 Hz with $A_1 = 1.2$

- a Phase jitter response
- b Phase jitter error

step is >30 Hz. As can been seen in Table 4, the FLC method can achieve better tracking performances with a 150 Hz lock range and a 400 Hz pull-in range. These results verify the effectiveness of the fuzzy method for wider lock range and rapid recovery from cycle skipping.







Fig. 7 Frequency step responses and phase errors for each FLC, second- and third-order DPLL when input frequency offset is 40 Hz

- a Frequency step response
- b Phase error of frequency step







Fig. 8 Frequency step response and phase error for FLC DPLL when input frequency offset is 200 Hz

- a Frequency step response
- b Phase error of frequency step

We show in Fig. 9 the simulation results of the FLC method under the severe kinematic environment, i.e. frequency ramp tracking. The rate of change of the Doppler frequency is set to be $400\,\mathrm{Hz/s}$ as the dynamic input. The transient response of our method has significant improvement in the convergence rate to the zero steady state phase error. It is found that the FLC loop has a settling time of $14\,\mathrm{ms}$ for 5% frequency ramp error specification. Table 5 presents the settling time against vehicle dynamics for each scheme, in which the tests are conducted with different gravitational acceleration values ranging from $1\,G$ to $8\,G$. As can been seen, the conventional loops with narrow bandwidths suffer from smaller frequency ramp ranges

Table 4: Acquisition limitations for each DPLL scheme

Type of DPLL	Lock range, Hz	Pull-in range, Hz	Freq. ramp range, Hz/s
Proposed FLC	150	400	411.7
loop			(8 <i>G</i>)
Conventional	20	70	164.8
2nd-order loop			(3.2 <i>G</i>)
Conventional	26	95	221.5
3rd-order loop			(4.3 <i>G</i>)
Conventional	16	18	118.5
4th-order loop			(2.3 <i>G</i>)






Fig. 9 Frequency ramp response and phase error for FLC DPLL when input frequency ramp is 400 Hz/s

- a Frequency ramp response
- b Phase error of frequency ramp

Table 3: Settling times for each DPLL scheme in Doppler frequency shifted environments

Frequency step, Hz	20	40	60	80	100	120	140	160	180	200
Type of DPLL	Settli	Settling time, ms								
Proposed FLC loop	3	4	5	6	7	8	41	57 (CS)	82 (CS)	110 (CS)
Conventional 2nd-order loop	229	931 (CS)	2293 (CS)	LL	LL	LL	LL	LL	LL	LL
Conventional 3rd-order loop	717	890 (CS)	1132 (CS)	1462 (CS)	LL	LL	LL	LL	LL	LL
Conventional 4th-order loop	LL	LL	LL	LL	LL	LL	LL	LL	LL	LL

CS: cycle slipping; LL: loss of lock

Table 5: Settling times for each DPLL scheme in Doppler frequency ramp environments

Gravitational acceleration, G	1	2	3	4	5	6	7	8
Freq. ramp offset, Hz/s	51.5	102.9	154.4	205.9	257.3	308.8	360.2	411.7
Type of DPLL	Settling time, ms							
Proposed FLC loop	7	7	8	8	10	12	13	15
Conventional 2nd-order loop	228	230	233	LL	LL	LL	LL	LL
Conventional 3rd-order loop	715	721	725	982 (CS)	LL	LL	LL	LL
Conventional 4th-order loop	4341	4344	LL	LL	LL	LL	LL	LL

CS: cycle slipping; LL: loss of lock

(approximately $2 \sim 4\,G$). This difficulty can be resolved by incorporating a fuzzy controller into the loop, and the corresponding tracking capability can be extended to $8\,G$. It is obvious that our proposed method outperforms the traditional DPLLs with a faster transient response and a larger frequency ramp tracking range.

5.2 Dynamic test

The results of the dynamic measurements are shown in Fig. 10. Here a high performance aircraft carrying a GPS

receiver is moving at a 500 miles/h speed directly toward the satellite for the initial 10 s. Therefore, the airplane's trajectory includes positive and negative acceleration pulses of 10 s duration with 7 G magnitude, which are separated by 10 s of constant velocity. The velocity track can be scaled to an equivalent Doppler frequency trajectory using a conversion factor of 5.2514 Hz s/m for the L1 signal. As shown in the Figures, the corresponding Doppler frequency offset varies between 1.714 MHz and 4.774 MHz in this mobile condition. The FLC loop is capable of tracking the




Fig. 10 Dynamic test results using FLC carrier loop

CNR = 35 dBHz

- a Frequency ramp response
- b Frequency response
- c Phase error response

acceleration carrier signal ($\pm 360 \,\mathrm{Hz/s}$) without losing lock in the transient state. The benefit of this fuzzy receiver is that a fast convergence and broader frequency locking range can be achieved in kinematic conditions. Moreover, it also has the capacity to recover quickly from loss-of-lock conditions during high-dynamic stress periods.

6 Conclusions

In this paper, a new method for improving the phase tracking performance of GPS receivers has been presented. Under a wide variety of environmental conditions, the proposed FLC scheme can control the DPLL robustly and vary the loop bandwidth adaptively during the dynamic periods. A step-by-step intelligent carrier loop design solution is developed to obtain stable and reliable operation in a diversity of kinematic trajectories. In addition, mathematical derivation of digital filters based on backward Euler transformation has been performed from second- to fourth-order loops. Numerical experiments on the FLC third-order DPLL and conventional loops are compared for both static and dynamic tests at a lowest CNR of 35 dBHz. Simulation results indicate that our FLC carrier loop is capable of rapider tracking and exhibits wider lock range than conventional loops. On the basis of loop bandwidth accommodation, the FLC method achieves three superior acquisition characteristics: (i) a lock range of 150 Hz and pull-in range of 400 Hz; (ii) a more rapid pull-in process; and (iii) a frequency ramp range of 412 Hz/s (8 G acceleration) for the L1 carrier. Moreover, our simple and flexible fuzzy design can be incorporated into microcomputer software for very cost-effective implementation.

7 References

- Simon, D., and El-Sherief, H.: 'Fuzzy logic digital phase-locked loop filter design', *IEEE Trans. Fuzzy Syst.*, 1995, 3, pp. 211–218

 Jwo, D.J.: 'Optimisation and sensitivity analysis of GPS receiver tracking loops in dynamic environments', *IEE Proc., Radar Sonar Navig.*, 2001, **148**, pp. 241–250

 Best, R.E.: 'Phase-locked loops, theory, design and applications' (McGraw-Hill, Inc., 1993)

 Tsui, J.B.Y.: 'Fundamentals of global positioning system receivers, a confuser approach' (John Wildy, & Song, Conade, 2000)
- software approach' (John Wiley & Sons, Canada, 2000)
- 5 Braasch, M.S., and Van Dierendonck, A.J.: 'GPS receiver architectures and measurements', *Proc. IEEE*, 1999, 87, pp. 48–64
 6 Stephens, D.R.: 'Phase-locked loops for wireless communications:
- digital and analog implementation' (Prentice Hall, Kluwer Academic,
- Kaplan, E.D.: 'Understanding GPS: principles and application' (Artech House, London, 1996)
- Stephen, S.A., and Thomas, J.B.: 'Controlled-root formulation for digital phase-locked loops', IEEE Trans. Aerosp. Electron. Syst., 1995, 31, pp. 78–95