

Hole confinement at Si/SiGe heterojunction of strained-Si N and PMOS devices

J.-Y. Wei ^a, S. Maikap ^b, M.H. Lee ^b, C.C. Lee ^a, C.W. Liu ^{a,b,*}

^a Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, ROC

^b Electronics Research and Service Organization, Industrial Technology Research Institute (ERSO/ITRI), Hsinchu, Taiwan, ROC

Received 17 March 2004; received in revised form 19 August 2005; accepted 10 October 2005

Available online 15 December 2005

The review of this paper was arranged by Prof. Y. Arakawa

Abstract

Due to the Fermi level pinning effect on the hole confinement at the valence band offset, the capacitance–voltage ($C-V$) characteristics of NMOS capacitor exhibit more obvious plateau than that of PMOS capacitor, demonstrated by both experimental and simulated results. Using device simulation, the ratio of hole density at the oxide/strained-Si interface to that at the strained-Si/relaxed SiGe interface for both N and PMOSFETs is investigated. The much higher hole density ratio in PMOSFETs than that in NMOSFETs also reveals the Fermi level pinning effect.

© 2005 Elsevier Ltd. All rights reserved.

Keywords: MOS $C-V$; Strain; Device simulation; Hole confinement; Pinning effect

1. Introduction

Sustaining the expected performance enhancement in each generation through geometric scaling has become an increasingly difficult problem [1]. One way to rise to the challenge of improving device performance is to enhance carrier transport in the MOSFET channel by changing the material properties. Many experiments and theoretical calculations [2–12] have revealed that the electron and hole mobilities in tensile-strained-Si layers grown on relaxed $\text{Si}_{1-x}\text{Ge}_x$ are significantly enhanced recently. Thus, strained-Si MOSFETs are regarded to have one of the promising high-performance device structures in sub-100-nm complementary metal oxide semiconductor (CMOS) technology. The $C-V$ characteristics of strained-Si NMOS

and PMOS capacitors exhibit a plateau at the accumulation and inversion regions, respectively, due to the band offset [11] at the strained-Si/SiGe heterojunction. Nevertheless, its applications are not yet clearly understood. This letter investigates the differences of $C-V$ characteristics, band diagram, and hole density ratio between NMOS and PMOS strained-Si devices based on experiments and simulations. The Fermi level pinning effect on the hole confinement is demonstrated to explain the differences mentioned above.

2. Device fabrication and simulation

All the device simulations for strained-Si and control Si are carried out by ISE [13], a commercial two-dimensional (2-D) numerical device simulator. The drift-diffusion device simulations were carried out to analyze the impact of Fermi level pinning on $C-V$ characteristics of NMOS and PMOS devices. The simulator uses Fermi–Dirac statistics, and allows each of the relevant material parameters (substrate doping, oxide thickness, interface trap charge

* Corresponding author. Address: Electronics Research and Service Organization, Industrial Technology Research Institute (ERSO/ITRI), Hsinchu, Taiwan, ROC. Tel.: +886 2 23635251x515; fax: +886 2 23638247.

E-mail address: chee@cc.ee.ntu.edu.tw (C.W. Liu).

density, conduction band offset, and valence band offset) to be slightly varied to fit the measured data. The simulated and experimental device structure and the corresponding band diagram are shown in Fig. 1, and the substrate doping is 10^{17} cm^{-3} . The energy band models for unstrained SiGe and strained Si were generated based on [2,7,14]. The material properties used in the simulations are summarized as follows:

$$\chi_{\text{strained-Si}} = 4.05 + 0.6x \quad (1)$$

$$E_{\text{g(strained-Si)}} = 1.12 - 0.4x \quad (2)$$

$$\chi_{\text{SiGe}} = 4.05 \quad (3)$$

$$E_{\text{g(SiGe)}} = 1.12 - 0.43x + 0.206x^2 \quad (4)$$

$$\epsilon_{\text{r(strained-Si)}} = 11.9 \quad (5)$$

$$\epsilon_{\text{r(SiGe)}} = 11.9 + 4.1x \quad (6)$$

where x is the Ge fraction in $\text{Si}_{1-x}\text{Ge}_x$ layer, χ is the electron affinity, E_{g} is the band gap energy and ϵ_{r} is the relative permittivity. The mobility parameters in this study were simply modified with Ge content x and the quantum mechanical effects were considered to ignore. The mobility enhancement factors of $1 + 3.5x$ and $1 + 5x$ are used for electrons and holes in the strained Si, respectively, while the SiGe layer has a lower electron mobility of $1 - 3.7x$ and a lower hole mobility of $1 - 2x$ as compared to control Si. The type II band alignment of strained Si/SiGe heterojunction can have the electron confinement in the conduction band of the strained Si, and the hole confinement at strained Si/SiGe heterojunction.

The epitaxial SiGe graded layers (Ge content increased from 0% to 20%) with the thickness of $\sim 1 \mu\text{m}$ were deposited on Si(100) wafers by ultra-high-vacuum chemical vapor deposition (UHVCVD) using silane (SiH_4) and germane (GeH_4) precursors at 600°C . Then, a relaxed SiGe layers ($\sim 1 \mu\text{m}$ -thick) with uniform Ge content of 20% were deposited on the graded SiGe layers. Finally, the strained-

Si layers with different thicknesses (12–24 nm) were grown on relaxed $\text{Si}_{0.8}\text{Ge}_{0.2}$ buffer layers. The strain ($\sim 0.64\%$) in Si layers is measured by surface Raman spectroscopy. The MOSFET devices were fabricated with a design rule of $0.8 \mu\text{m}$ on 100 mm-wafer line. After the device process, the tensile strain in the strained Si layers increases due to the additional relaxation of $\text{Si}_{0.8}\text{Ge}_{0.2}$ buffer layers. The strained-Si with thicknesses of 12, 18 and 24 nm was used for NMOS devices with the in situ channel doping of B_2H_6 (1 sccm) during deposition of the film. The PMOS devices with the undoped strained-Si thickness of 20 nm was ex situ doped by implantation of PH_3 with the energy of 300, 180 and 50 keV at the doses of 8×10^{11} , 4×10^{11} and $5 \times 10^{11} \text{ cm}^{-2}$, respectively. The projected range of N ions is estimated to be $\sim 0.65 \mu\text{m}$. The channel doping activation of PMOS devices was done using a furnace annealing treatment of 900°C and 25 min. To avoid the strain relaxation in the strained-Si channel, the 30-nm-thick low temperature ($\sim 700^\circ\text{C}$) oxide tetraethylorthosilicate (TEOS) was used as a gate oxide. The S/D doping activation temperature and time were 900°C and 30 s, respectively, for both NMOS and PMOS devices. After the device process, the channel doping concentration was estimated to be $\sim 1 \times 10^{17} \text{ cm}^{-3}$ for NMOS and $\sim 3 \times 10^{16} \text{ cm}^{-3}$ for PMOS devices. The interface trap charge density (D_{it}) at midgap energy, extracted by high-low frequency $C-V$ method, is about $1 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$, which is acceptable for Si MOSFET technology.

3. Results and discussion

Fig. 1 shows the MOS capacitor structure used for the characterization of oxide/strained-Si/relaxed $\text{Si}_{1-x}\text{Ge}_x$ quantum well and the band diagram also shows the formation of the well in the valence band. Fig. 2(a) and (b) compares the quasi-static $C-V$ characteristics of strained-Si NMOS and PMOS capacitors, respectively, with the experimental data and the simulated result. In NMOS capacitor, the more obvious plateau in the accumulation region clearly shows the hole confinement at the strained-Si/relaxed SiGe heterojunction at a lower gate bias value. When the capacitors are driven from deep depletion to the accumulation region, the accumulated holes reside initially in the relaxed SiGe layer and the MOS exhibits a lower capacitance due to hole confinement giving rise to the plateau. As the structure is biased more negatively, the capacitance saturates to the oxide capacitance in the accumulation region. But in PMOS capacitor, the same phenomenon is not so evident in the inversion region. Fig. 3(a) and (b) presents the band diagram for strained-Si NMOS and PMOS capacitors with different gate biases. The energy between the Fermi level and the valence band must be pinned for NMOS capacitor far from the oxide/strained-Si interface, since no depletion region is formed at accumulation bias and little electrostatic potential cross the Si/SiGe heterojunction. The valence band moves upward slowly with increasing negative gate bias and the




Fig. 1. Layer structure and schematic band diagram of strained-Si/ $\text{Si}_{1-x}\text{Ge}_x$ /Si MOS capacitor.




Fig. 2. Measured and simulated quasi-static $C-V$ characteristics of the hole confinement at the strained-Si/relaxed $\text{Si}_{0.8}\text{Ge}_{0.2}$ interface for (a) NMOS capacitor with 12-nm-thick strained-Si and (b) PMOS capacitor with 20-nm-thick strained-Si.




Fig. 3. Simulated energy band diagrams of strained-Si/relaxed $\text{Si}_{0.8}\text{Ge}_{0.2}$ heterojunctions with different gate biases for (a) NMOS and (b) PMOS capacitors.

accumulation holes are easily confined at the band offset and stay in the buried channel. On the other hand, the electrostatic potential from the depletion region can easily change the energy between the Fermi level and the valence band in PMOS capacitor. So it is revealed that the valence band moves upward faster in the weak inversion region of PMOS capacitor than in accumulation region of NMOS capacitor. The inversion holes initially residing the buried channel enter the surface channel quickly, making the $C-V$ plateau in the inversion region not so evident for PMOS capacitor.

In strained-Si PMOSFETs, the negative band offset is linearly proportional to the Ge content ($=0.6x$) in the relaxed $\text{Si}_{1-x}\text{Ge}_x$ as shown in Fig. 4. The hole concentration at the strained-Si/relaxed SiGe heterojunction increases with increasing the Ge content because the increasing valence band offset pushes the valence band spike close to the Fermi energy in PMOSFETs and forms

a parasitic buried channel confining a substantial amount of holes at the interface between the strained-Si and SiGe [15]. Thus, the ratio of inversion hole density at the surface channel to that at the buried channel decreases with raising the Ge content as shown in the solid triangle line in Fig. 5. The solid circle curve shows the correlation between the hole density ratio mentioned above and the strained layer thickness. If the strained-Si thickness is smaller, the electrostatic potential cross the strained-Si is also smaller, and the valence band at the heterojunction will be closer to the Fermi level, that is, there are more holes at the buried channel with smaller strain layer thickness. On the other extreme, the larger thickness and the larger depletion region make the valence band at the heterojunction further from the Fermi level with fewer holes at the buried channel. Therefore, the inversion hole density ratio increases with the raise of the strained layer thickness. This result suggests that more Ge content in the relaxed buffer and smaller




Fig. 4. Simulated energy band diagram of PMOS capacitor with different Ge contents in the relaxed SiGe buffer layers. It is observed that more strain (for high Ge content SiGe buffer) result in more negative valence band offset at the strained-Si layer and make the valence band spike at the strained-Si/SiGe interface closer to the Fermi level, inducing more hole concentration at the strained-Si/SiGe heterojunction.




Fig. 5. Triangle symbols represent the simulated hole density ratio as a function of Ge content in the relaxed SiGe layer with 20-nm-thick strained-Si layer and circle symbols represent the simulated hole density ratio as a function of strained-Si layer thickness with 20% Ge content. The solid symbol represents PMOSFETs and the hollow symbol represents NMOSFETs. The gate length of all MOSFETs is 1.0 μm .

strained layer thickness make PMOSFETs to have more buried-channel conduction. In order to sustain the enough large inversion hole density ratio, less Ge content and larger strained layer thickness must be chosen. The strained layer thickness also needs to be thick enough to confine the wave function to keep the mobility enhancement [16], but less strain is a trade-off to mobility enhancement.

The accumulated hole density ratio in strained-Si NMOSFETs is presented with hollow symbol curves as shown in Fig. 5. The trend in NMOSFETs is consistent




Fig. 6. The C - V characteristics of NMOS capacitors with different strained-Si thicknesses. The plateau due to hole confinement at the strained-Si/SiGe heterojunction is occurred at the lower capacitance when the strained-Si thickness is thicker.

with that in PMOSFETs because of the same reason. But the hole density ratio in NMOSFETs shows much lower due to the Fermi level pinning effect, which makes hole easily to be confined at the heterojunction.

The C - V characteristics are measured for different strained-Si layer thickness in NMOS capacitor as shown in Fig. 6. The thicker strained-Si thickness shows the plateau with lower capacitance, which occurs the hole confinement at strained-Si/SiGe heterojunction. So the C - V characteristics may be applicable for extraction of the strained-layer thickness, and the analytical model should be established.

4. Conclusion

The C - V characteristic of NMOS capacitor shows a more obvious plateau than that of PMOS capacitor, due to the Fermi level pinning effects on the hole confinement to the valence band offset at strained-Si/SiGe heterojunction. The ratio of hole density at the oxide/strained-Si interface to that at the strained-Si/relaxed SiGe interface for both N and PMOSFETs is investigated based on device simulations. For PMOSFETs, the result suggests that less Ge content and larger strained layer thickness must be chosen to sustain enough gate inversion hole density ratios. Since more strain and thinner strained layer are taken to keep mobility enhancement, the compromise must be made to solve the trade-off.

References

- [1] Taur Y. CMOS design near the limit scaling. *IBM J Res Develop* 2002;46:213–22.
- [2] People R. Physics and applications of $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$ strained-layer heterostructures. *IEEE J Quantum Electron* 1986;22:1696–710.
- [3] Welser J, Hoyt JL, Gibbons JF. NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures. *IEDM (Int Electron Dev Meet) Tech Dig* 1992:1000–3.

- [4] Nelson SF, Ismail K, Chu JO, Meyerson BS. Room-temperature electron mobility in strained Si/SiGe heterostructures. *Appl Phys Lett* 1993;63:367–9.
- [5] Miyata H, Yamada T, Ferry DK. Electron transport properties of a strained Si layer on a relaxed $\text{Si}_{1-x}\text{Ge}_x$ substrate by Monte Carlo simulation. *Appl Phys Lett* 1993;62:2661–3.
- [6] Vogelsang T, Hofmann KR. Electron transport in strained Si layers on $\text{Si}_{1-x}\text{Ge}_x$ substrate. *Appl Phys Lett* 1993;63:186–8.
- [7] Yamada T, Zhou JR, Miyata H, Ferry DK. In-plane transport properties of Si/ $\text{Si}_{1-x}\text{Ge}_x$ structure and its FET performance by computer simulation. *IEEE Trans Electron Dev* 1994;41:1513–22.
- [8] Takagi S, Hoyt JL, Welser JJ, Gibbons JF. Comparative study of phononlimited mobility of two-dimensional electrons in strained and unstrained Si metal-oxide-semiconductor field-effect transistors. *J Appl Phys* 1996;80:1567–77.
- [9] Fischetti MV, Laux SE. Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys. *J Appl Phys* 1996;80:2234–52.
- [10] Cheng ZY, Currie MT, Leitz CW, Taraschi G, Fitzgerald EA, Hoyt JL, et al. Electron mobility enhancement in strained-Si n-MOSFET's fabricated on SiGe-on Insulator (SGOI) substrate. *IEEE Electron Dev Lett* 2001;22:321–3.
- [11] Rim K, Koester S, Hargrove M, Chu J, Mooney PM, Ott J, et al. Strained Si NMOSFET's for high performance CMOS technology. *Proc Symp VLSI Technol* 2001:59–60.
- [12] Rim K, Chu J, Chen H, Jenkins KA, Kararsky T, Lee K, et al. Characteristics and device design of sub-100-nm strained Si N and PMOSFETs. *Proc Symp VLSI Technol* 2002:98–9.
- [13] ISE TCAD Release 8.5, DESSIS (Manual Part 12).
- [14] Iyer SS, Patton GL, Strock JMC, Meyerson BS, Hareme DL. Heterojunction bipolar transistor using Si–Ge alloys. *IEEE Trans Electron Dev* 1989;36:2043–64.
- [15] Rim K, Welser J, Hoyt JL, Gibbons JF. Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs. *IEDM Tech Dig* 1995:517–20.
- [16] Currie MT, Leitz CW, Langdo TA, Taraschi G, Fitzgerald EA, Antoniadis DA. Carrier mobilities and process stability of strained Si n- and p-MOSFET's on SiGe virtual substrates. *J Vacuum Sci Technol B* 2001;10:2268–79.