

# THPM 19.6

## Multimedia ASIP SoC Codesign Based on Multicriteria Optimization

I-Horng Jeng, Feipei Lai, Edwin Naroska and Uwe Schwiegelshohn

Dept. of E.E. & C.S.I.E., National Taiwan University and Dept. of E.T., University of Dortmund, Germany

### ABSTRACT

*This paper presents how to codesign a multimedia ASIP (Application Specific Integrated Processor) SoC (System-on-Chip) to achieve a low-power and high-throughput goal for a consumer device. The codesign methodology applies Pareto's Multicriteria Optimization technique to analyze and partition the software/hardware, the instruction set and the memory hierarchy of an ASIP to provide a flexible approach of finding the best trade-off between conflicting goals based on a given weight function.*

### INTRODUCTION

Mobile devices will play an important if not the dominant role in future consumer electronics. The best present example for this kind of device is the cellular phone. However in the future, those devices are expected to have significantly improved multimedia capabilities. In addition they must be small, flexible and consume little power. Therefore, application-specific integrated processors (ASIP) will be a key element of those devices. Unfortunately, the goal of concurrently minimizing power consumption and maximizing throughput cannot be achieved easily as both objectives may contradict each other. For example, the battery of the commercial handheld computer usually lasts for 15 hours but less than 3 hours when connecting to the Internet. In our paper we present a codesign methodology that uses multicriteria optimization to analyze and partition the software/hardware, the instruction set and the memory hierarchy of an ASIP to provide a flexible approach of finding the best trade-off between conflicting goals based on a given weight function.

Application-specific instruction set design is an important component of an embedded consumer device system [1] [2] [3]. It has always been addressed from the viewpoint of the ALU while the memory hierarchy was ignored. But comparing the  $(P_{MU}, D_{MU}) / (P_{ALU}, D_{ALU})$  ratios in Table 1 with P and D denoting "power" and "delay" and being modeled in [5] and [4], respectively, it shows that the memory hierarchy features [4] dominate the final cost and performance. This paper proposes the eDLX architecture to implicitly embed the memory load/store instructions implicit into the instruction addressing modes, if possible. Then the approximate improvements (upper bounds) for six client multimedia applications [3] plus the web server "HTTPD\_1.52a." are given.

### MULTICRITERIA OPTIMIZATION

Pareto's MO (Multicriteria Optimization) technique maps the feasible domain in the design space into the criterion space, and computes the optimal design entry point based on the weighting objective function [7]. Two parameter groups are given for the two-level codesign MO process, see Table 1. They determine whether the process is backward compatible. The data of the first group extracted by the Sparc Architecture simulator (SAS) are analyzed for backward compatible ISA (Instruction Set Architecture), and the latter group, obtained by the GNU debugger, is for incompatible ISA. Three

transformational strategies [5] are applied to the seven design candidates [3] shown in Table 2 and Fig. 1. The first is the MU optimization by RAM resource utilization such as using SRAM or embedded DRAM as main memory. The second is the ALU optimization by operation reduction and by operation substitution, e.g. SETHI (set high immediate) and emulated multiplier strategies. The final strategy is the large register memory exploited in the proposed eDLX structure. The results show that, in general, memory technology dominates the optimal trade-off. Further, ALU improvement has a significant impact on some applications, for example, Gsm requires 60% of the total execution time of multiplication. Group 2 exploits the mature on-chip SRAM technology, such as 4M bits CMOS SRAM with < 10 nanosecond access time [8], to incorporate three 512K-to-19 memory addressing encoding fields into one instruction. For all applications together an estimated average speedup of 1.74 and power saving of 78.21% is achieved.

### THE PROPOSED eDLX SoC

Figure 2 presents the proposed eDLX architecture that constructs a large register file for the virtual (data+stack+execution) size and a library cache memory for the C library (libc.so.x). This design decodes the 512KB-register memory in every ALU instruction and eliminates unnecessary load/store instructions. It prevents pipelined load stalls while increasing the clock cycle time for large SRAM register file access. The result shows that the transferring application pair (wget and httpd) runs faster than the other encoding/decoding applications.

### CONCLUSION

This paper provides an alternative method to design a future ASIP SoC suitable for multimedia applications. By incorporating the very compact embedded Linux OS, the whole multimedia system will achieve a low-power and high-throughput requirement.

### REFERENCES

- [1] I.-J. Huang and A.M. Despaigne, "Synthesis of application specific instruction sets," *IEEE Trans. CAD/ICAS*, vol.14, no.6, June 1995, pp. 663-675.
- [2] I-Horng Jeng, Feipei Lai and Yuh-Dar Tseng, "FACE: Fine-tuned Architecture Codesign Environment for ASIP Development," *Design Automation for Embedded Systems, Kluwer Academic Publishers*, Volume 4, Issue 4, Oct. 1999, pp. 329-351.
- [3] I-Horng Jeng and Feipei Lai, "Multicriteria Codesign Optimization for Embedded Multimedia Communication System," *IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences*, vol. E83-A, no. 12, Dec. 2000, pp. 2474-2487.
- [4] J.L. Hennessy and D.A. Patterson, *Computer Architecture: A Quantitative Approach*, Morgan Kaufmann Publishers, Inc., 1996.
- [5] A.P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey,

