

## Annealing effects on the interfacial properties of GaN MOS prepared by photo-enhanced wet oxidation

H.-M. Wu, J.-Y. Lin, and L.-H. Peng

Department of Electrical Engineering and Institute of Electro-optical Engineering  
National Taiwan University, Taipei, Taiwan, R.O.C.

C.-M. Lee and J.-I. Chyi

Department of Electrical Engineering, National Central University  
Chung-Li, Taiwan, R.O.C.

E. Chen

Tekcore Co. Ltd., Nantou, Taiwan, R.O.C.

**Abstract:** We investigate the annealing effects on the interfacial properties of gallium oxide ( $\text{Ga}_2\text{O}_3$ ) grown on gallium nitride (GaN) by the photo-enhanced wet oxidation technique. The depth profile resolved XPS analysis indicates an interfacial layer as thin as 20nm can be maintained at the  $\text{Ga}_2\text{O}_3/\text{GaN}$  interface when subject to a rapid thermal annealing in an oxygen ambient at  $800^\circ\text{C}$ . Our I-V and C-V analysis on the MOS device reveals a low interfacial density of state  $\sim 5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  and high breakdown field above 3MV/cm. These results suggest the photo-grown  $\text{Ga}_2\text{O}_3$  with post  $\text{O}_2$  annealing is suitable for power device application.

Gallium nitride (GaN) has been regarded as an excellent material for power device application in the high frequency regime [1]. Unfortunately, the lack of high-quality gate insulator has limited the performance of GaN-based transistors. Capacitance analysis on a GaN metal-insulating-semiconductor (MIS) structure using conventional or novel gate dielectrics such as  $\text{SiO}_2$  [2],  $\text{Si}_3\text{N}_3$  [3],  $\text{MgO}$  [4], and  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  [5], only reveal an unsatisfactory minimum interfacial density of state ( $D_{it}$ ) high above  $10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ , except a recent work by jet-vapor deposition of  $\text{Si}_3\text{N}_3/\text{SiO}_2$  stacks [6] on GaN showing a low  $D_{it}$  of  $\sim 5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ .

Here, we report the annealing effects on a  $\text{Ga}_2\text{O}_3/\text{GaN}$  MOS device structure that was prepared by the photo-enhanced wet oxidation technique [7]. The interfacial and electrical properties were characterized by the x-ray photo-emission spectroscopy (XPS), high frequency capacitance-voltage (C-V) and current-voltage (I-V) analysis, respectively. Our results indicate a low  $D_{it}$  on the order  $5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  and high breakdown field strength ( $E_{BD}$ ) above 3MV/cm can be found with  $\text{Ga}_2\text{O}_3/\text{GaN}$  that undergoes a rapid thermal annealing (RTA) in an  $\text{O}_2$  ambient at  $800^\circ\text{C}$  to transform the photo-grown  $\text{Ga}_2\text{O}_3$  into a crystalline format.

The GaN film used in this study were epitaxially grown on sapphire substrates by metal-organic chemical vapor deposition and had an unintentional background doping about  $\sim 10^{17} \text{ cm}^{-3}$ . The as-grown samples were first chemically cleaned and etched off a 50nm sacrificial GaN surface layer prior to initiate the photo-oxidation process. No external voltage was supplied to the oxidation apparatus in this study. Study of the annealing effects was conducted by placing the photo-oxide films in the following conditions of (1)  $400^\circ\text{C}$  annealing for one hour in a nitrogen ( $\text{N}_2$ ) ambient gas, (2) with additional RTA at  $800^\circ\text{C}$  for 3 min, and (3) similar to (2) but in  $\text{O}_2$  ambient gas. The  $\text{Ga}_2\text{O}_3/\text{GaN}$  MOS devices thus prepared were shown to have an oxide thickness of 180nm, 50nm, and 100nm, respectively. We confirm the formation of monoclinic  $\beta\text{-Ga}_2\text{O}_3$  by x-ray diffraction analysis in samples undergone a RTA treatment at  $800^\circ\text{C}$ . The latter process will be shown in the following to play a crucial role in reducing the interfacial defect density, in particular subject to the  $\text{O}_2$  ambient treatment, and to reduce the leakage current density and improve the forward breakdown field strength.




Fig.1 The depth profile of XPS measurements on an  $\text{O}_2$ -annealed  $\text{Ga}_2\text{O}_3/\text{GaN}$  sample




Fig.2 Dependence of leakage current density  $J$  on the applied electric field strength  $E$ . RTA at  $800^\circ\text{C}$




Fig.3 C-V characteristics measured at 1M Hz and room temperature




Fig.4 The interfacial density of state calculated by Terman's method.

First shown in Fig.1 is the depth profile resolved XPS data on the  $O_2$  annealed sample. Note the characteristic shift of the gallium  $2P_{3/2}$  binding energy from the  $Ga_2O_3$  surface to GaN. Unlike a recent report of thermally oxidized  $Ga_2O_3$  showing a diffusion-limited mechanism that can introduce an interfacial layer of Ga(ON) that is at least 100nm wide across the  $Ga_2O_3$ /GaN interface [8], our chemical sensitive data analysis of Fig. 1 reveals a sharp interface whose thickness is less than 20nm.

We illustrate in Fig.2 the measured leakage current density of MOS devices prepared by the above annealing process. Note an increase of forward breakdown field ( $E_{BD}$ ) above 3 MV/cm can be maintained in samples subject to RTA treatment at 800°C, whereas for sample only received 400°C annealing,  $E_{BD}$  is only 0.65 MV/cm. Furthermore, we note sample under  $O_2$  RTA treatment can have a leakage density at  $E_{BD}$  that is one order of magnitude smaller than that under  $N_2$  RTA treatment. This indicates an optimum thermal treatment without degrading the interfacial and electrical properties of GaN can be achieved without suffering from the conventional high (1100°C) temperature process. [9]

Our data analysis in Table I further indicates  $Ga_2O_3$ /GaN MOS without high temperature treatment has the largest flat-band shift as shown in the CV measurement of Fig. 3 and highest interfacial density of state shown in Fig.4. However, a sharp slope can be seen in the depletion region of samples under RTA treatment at 800°C in Fig.3, and a dramatic decrease of  $D_{it}$  down to  $5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  and hysteresis width of 0.26V can be observed in MOS device prepared by  $O_2$  annealing.

Table I: Flatband voltage, leakage density, fixed charge density, and interfacial density of state on the annealing conditions

Sample	$V_b$ (V)	Hysteresis width (V)	Leakage density	$N_f$ ( $\text{cm}^{-2}$ )	$D_{it}$ ( $\text{cm}^{-2} \text{eV}^{-1}$ )
400°C $N_2$	3.39	3.02	Breakdown at 0.65 MV/cm	$3.5 \times 10^{11}$	$3 \times 10^{11}$
400°C + RTA: $N_2$	-0.97	0.64	$100 \mu\text{A}/\text{cm}^2$ at 0.82 MV/cm	$4.35 \times 10^{10}$	$1.5 \times 10^{11}$
400°C + RTA: $O_2$	-1.42	0.26	$100 \mu\text{A}/\text{cm}^2$ at 1.25 MV/cm	$8.64 \times 10^{10}$	$5 \times 10^{10}$

In summary, a low  $D_{it}$  on the order of  $10^{10} \text{ cm}^{-2} \text{eV}^{-1}$  and high  $E_{BD}$  above 3 MV/cm can be resolved on  $Ga_2O_3$ /GaN MOS with  $O_2$  annealing at 800°C. The improved electrical properties are ascribed to the annihilation of interfacial defects by post annealing and transformation into crystalline  $Ga_2O_3$ .

#### Reference:

- [1] S. A. Vitusevich, S. V. Danylyuk, N. Klein, M. V. Petrychuk, V. N. Sokolov, V. A. Kochelap, A. E. Belyaev, V. Tilak, J. Smart, A. Vertiatichikh, and L. F. Eastman, "Excess low-frequency noise in AlGaIn/GaN-based high-electron-mobility transistors," *Appl. Phys. Lett.*, vol. 80, pp.2126-2128, 2002.
- [2] H. C. Casey, Jr., G. G. Fountain, R. G. Alley, B. P. Keller, and S. P. DenBaars, "Low interface trap density for remote plasma deposited  $SiO_2$  on n-type GaN," *Appl. Phys. Lett.*, vol. 68, pp.1850-1852, 1996.
- [3] R. Nakasaki, T. Hashizume, and H. Hasegawa, "Insulator-GaN interface structures formed by plasma-assisted chemical vapor deposition," *Physica E*, vol.7, pp. 953-957, 2000.
- [4] J. Kim, R. Mehandru, B. Luo, F. Ren, B. P. Gila, A. H. Onsteine, C. R. Abernathy, S. J. Pearton, and Y. Irokawa, "Characteristics of MgO/GaN gate-controlled MOS diodes," *Appl. Phys. Lett.*, vol. 80, pp. 4555-4557, 2002.
- [5] M. Hong, K. A. Anselm, J. Kwo, H. M. Ng, J. N. Baillargeon, A. R. Kortan, J. P. Mannaerts, A. Y. Cho, C. M. Lee, J. I. Chyi, and T. S. Lay, "Properties of  $Ga_2O_3$ ( $Gd_2O_3$ )/GaN metal-insulator-semiconductor diodes," *J. Vac. Sci. Technol. B* 18, pp. 1453-1456, 2000.
- [6] B. Gaffey, L. J. Guido, X. W. Wang, and T. P. Ma, "High-quality oxide/nitride/oxide gate insulator for GaN MIS structures," *IEEE Trans. Electron Devices*, vol. 48, pp.458-464, 2001.
- [7] L. H. Peng, C. H. Liao, Y. C. Hsu, C. S. Jong, C. N. Huang, J. K. Ho, C. C. Chiu, and C. Y. Chen, "Photoenhanced wet oxidation of gallium nitride," *Appl. Phys. Lett.*, vol 76, pp. 511-513, 2000.
- [8] Y. Nakano, and T. Jimbo, "Interface properties of thermally oxidized n-GaN metal-oxide semiconductor capacitors," *Appl. Phys. Lett.* Vol 82, pp.218-220, 2003.
- [9] K. Matocha, R. J. Gutmann, and T. P. Chow, "Effect of annealing on GaN-insulator interfaces characterized by MIS capacitors," *IEEE Trans. Electron Devices*, vol. 50, pp.1200-1204, 2003.