

## HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> Nanolaminate Charge Trapping Layers for High-Performance Nonvolatile Memory Device Applications

Siddheswar MAIKAP\*, Pei-Jer TZENG<sup>1</sup>, Ting-Yu WANG<sup>2</sup>, Heng-Yuan LEE<sup>1</sup>, Cha-Hsin LIN<sup>1</sup>, Ching-Chiu WANG<sup>1</sup>, Lurng-Shehg LEE<sup>1</sup>, Jer-Ren YANG<sup>2</sup>, and Ming-Jinn TSAI<sup>1</sup>

Department of Electronic Engineering, Chang Gung University, Tao-Yuan, Taiwan 333, R.O.C.

<sup>1</sup>Electronics and Optoelectronics Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C.

<sup>2</sup>Department of Material Science Engineering, National Taiwan University, Taipei, Taiwan 310, R.O.C.

(Received October 10, 2006; accepted December 26, 2006; published online April 5, 2007)

A high- $\kappa$  HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer in a p-Si/SiO<sub>2</sub>/[HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate]/Al<sub>2</sub>O<sub>3</sub>/platinum memory capacitor has been investigated. High- $\kappa$  HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, and HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers are deposited by atomic layer deposition. Well-behaved counter clockwise capacitance–voltage hysteresis characteristics are observed for all memory capacitors. A large memory window of  $\sim 10$  V, a very low leakage current density of  $\sim 5 \times 10^{-9}$  A/cm<sup>2</sup> at a gate voltage of  $-5$  V, a high charge trapping density of  $\sim 1.6 \times 10^{13}$ /cm<sup>2</sup>, and a low charge loss of  $\sim 20\%$  after 10 years of retention for the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer are observed as compared with those of pure HfO<sub>2</sub> and pure Al<sub>2</sub>O<sub>3</sub> charge trapping layers. Excellent memory characteristics of HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate layers are obtained owing to the layer-by-layer charge storage. High- $\kappa$  HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers can be used in future nanoscaled high-performance nonvolatile memory device applications.

[DOI: [10.1143/JJAP.46.1803](https://doi.org/10.1143/JJAP.46.1803)]

KEYWORDS: high- $\kappa$ , HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, HfAlO, nanolaminate charge trapping, flash, nonvolatile memory

### 1. Introduction

High- $\kappa$  dielectrics such as Al<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, and HfO<sub>2</sub> are increasing interest for charge trapping nonvolatile memory (NVM) device applications.<sup>1–13</sup> Due to poor retention and scaling issues in polycrystalline silicon–oxide–silicon–nitride–oxide–silicon (SONOS) nonvolatile memory devices,<sup>14</sup> the high- $\kappa$  charge trapping layer, such as HfO<sub>2</sub><sup>6,7</sup> films in a metal–oxide–high- $\kappa$ -oxide–silicon structure, is in high demand for future nanoscaled NVM device applications. To further improve the scaling and to increase the program/erase speed, the high- $\kappa$  dielectric with a large barrier height, such as Al<sub>2</sub>O<sub>3</sub><sup>12,13</sup> can also act alternatively as a blocking oxide for high-speed flash memory applications. To obtain high-performance nonvolatile memory devices, HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers with Al<sub>2</sub>O<sub>3</sub> as a blocking oxide in a metal–Al<sub>2</sub>O<sub>3</sub>–high- $\kappa$ -SiO<sub>2</sub>–Si structure formed by atomic layer deposition (ALD) are investigated for the first time. In this study, good electrical characteristics such as a large memory window, low leakage current, high charge trapping density, and good retention (charge loss  $< 20\%$  after 10 years of retention) of the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer have been observed. Memory characteristics of pure Al<sub>2</sub>O<sub>3</sub> and pure HfO<sub>2</sub> in a platinum/high- $\kappa$ /SiO<sub>2</sub> structure are also investigated for comparison.

### 2. Experimental Procedure

A p-type silicon (100) wafer with a resistivity of 15–25  $\Omega$ -cm was cleaned by dipping in dilute HF for 1 min using the RCA process to remove native oxide from the surface. A high-quality tunneling oxide with a nominal thickness of 3.0 nm was grown using a rapid thermal oxide (RTO) system at a temperature of 1000 °C for 20 s. Then, a high- $\kappa$  HfO<sub>2</sub> film or HfO<sub>2</sub> (2 nm)/Al<sub>2</sub>O<sub>3</sub> (2 nm) nanolaminate charge trapping layers with three periods of HfO<sub>2</sub> ( $\sim 2$  nm) and two

periods of Al<sub>2</sub>O<sub>3</sub> ( $\sim 2$  nm) were deposited on the SiO<sub>2</sub> ( $\sim 3$  nm)/p-Si substrate by ALD. The total thickness of the pure HfO<sub>2</sub> charge trapping layer or the HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> nanolaminate charge trapping layer was  $\sim 10$  nm. High- $\kappa$  HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> films were deposited by ALD using hafnium tetrachloride (HfCl<sub>4</sub>) and tri-methylaluminum [Al(CH<sub>3</sub>)<sub>3</sub>] precursors at a substrate temperature of 300 °C. Then, high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> as a blocking oxide with a thickness of  $\sim 10$  nm was *in situ* deposited on HfO<sub>2</sub> and HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> nanolaminate charge trapping layers. The precursor temperatures were  $\sim 185$  °C for HfCl<sub>4</sub> and  $\sim 23$  °C for Al(CH<sub>3</sub>)<sub>3</sub>. A pure Al<sub>2</sub>O<sub>3</sub> film with a thickness of  $\sim 20$  nm was also deposited on the SiO<sub>2</sub> ( $\sim 3$  nm)/p-Si substrate by ALD for comparison. After the deposition of all high- $\kappa$  films, the post-deposition annealing (PDA) condition was 900 °C for 1 min in N<sub>2</sub> ambient. A platinum (Pt) metal as a gate electrode (area:  $1.12 \times 10^{-4}$  cm<sup>2</sup>) was deposited by sputtering using a shadow mask on a high- $\kappa$ /p-Si substrate. The total thickness (tunneling oxide thickness + charge trapping layer thickness + blocking oxide thickness) of the insulator layer was kept the same ( $\sim 23$  nm) for all memory capacitors. After deposition of the Pt gate electrode, post-metal-deposition annealing at a temperature of 400 °C for 5 min was performed using N<sub>2</sub> (90%) and H<sub>2</sub> (10%) gases. To probe the thickness of the individual layers after the annealing process, high-resolution transmission electron microscopy (HRTEM) was carried out using a JEM 3000F field emission system at an operating voltage of 300 kV. Microstructural properties of layer-by-layer were characterized by energy-dispersive x-ray spectroscopy (EDS) using a high-angle annular dark-field (HAADF) detector. Electrical properties such as capacitance–voltage ( $C$ – $V$ ), current density–voltage ( $J$ – $V$ ), and retention for all memory capacitors were determined using HP 4284A LCR meter and HP4156B semiconductor analyzer systems.

### 3. Results and Discussion

Figure 1 shows a transmission electron microscopy image

\*E-mail address: sidhu@mail.cgu.edu.tw




Fig. 1. (a) Typical TEM image of high- $\kappa$  HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers with high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> as blocking oxide. A line profile of Hf and Al elements measured by EDS using a HAADF detector shows a clear HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> structure (b).

and an energy-dispersive X-ray spectroscopy line profile of HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers. An excellent interface of p-Si/SiO<sub>2</sub> or SiO<sub>2</sub>/HfO<sub>2</sub> is observed. Both HfO<sub>2</sub> layers have the same thickness of ~3.5 nm, while the thickness of the HfAlO middle layer is ~3 nm. The thicknesses of the tunneling oxide (SiO<sub>2</sub>) and blocking oxide (Al<sub>2</sub>O<sub>3</sub>) are found to be ~3 and ~10 nm, respectively, for pure HfO<sub>2</sub> (not shown here) or the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer. The thicknesses of pure HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> charge trapping layers on the SiO<sub>2</sub> (~3 nm)/p-Si substrate are observed to be ~10 and ~20 nm, respectively, as investigated by TEM measurements (not shown here). The HfO<sub>2</sub> film is shown to be fully polycrystalline grain, while the Al<sub>2</sub>O<sub>3</sub> film shows a partial crystalline grain. After the PDA treatment, the HfO<sub>2</sub> (~2 nm)/Al<sub>2</sub>O<sub>3</sub> (~2 nm) nanolaminate layers show double HfO<sub>2</sub> charge trapping layers with a HfAlO film as a barrier layer [Fig. 1(a)]. It is observed that the Al<sub>2</sub>O<sub>3</sub> (~2 nm)/HfO<sub>2</sub> (~2 nm)/Al<sub>2</sub>O<sub>3</sub> (~2 nm) middle layers are mixed together after the annealing treatment, resulting in a partially crystalline of the HfAlO layer. Joo *et al.*<sup>11)</sup> reported that ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> nanolaminate layers are mixed together after a subsequent thermal process. Figure 1(b) shows concentrations of Hf and Al elements measured by EDS. The numbers for the HfO<sub>2</sub> layers indicated on the curve in Fig. 1(b) correspond to the numbers shown in the TEM image [Fig. 1(a)]. The HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> nanolaminate structure shows clear double layers of the HfO<sub>2</sub> films with the HfAlO middle layer after the subsequent thermal process.

Figure 2 shows a well behaved counter-clockwise C-V (1 MHz) hysteresis under a gate voltage sweep. A large memory window of ~10 V at V<sub>g</sub> = ±15 V is observed for nanolaminate (HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub>) memory capacitors due to the layer-by-layer charge storage. After PDA treatment at 900 °C for 1 min in N<sub>2</sub> ambient, the double layers of HfO<sub>2</sub> film have a polycrystalline grain and more charges can be stored on the grain boundary sites. Note that a small memory window of ~3.5 V at V<sub>g</sub> = ±15 V is observed for as-deposited pure HfO<sub>2</sub> films due to the almost amorphous state of HfO<sub>2</sub> films (not shown here). To improve the memory window as well as retention characteristics, the double HfO<sub>2</sub> layers with HfAlO as a barrier layer have been used in this study. The quasi-neutral C-V curve (i.e., no charging up or




Fig. 2. C-V hysteresis memory window of HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate capacitor. The measurement frequency was 1 MHz. The ramp rate was 0.1 V/s during C-V measurement.

discharging of the memory capacitors) is obtained with a small sweeping gate voltage application of V<sub>g</sub> < ±2 V. The sweep gate voltage step and initial hold time were 0.1 V/s and 3 s, respectively, during the C-V measurement for all memory capacitors. A quasi-neutral flat-band voltage (V<sub>FBN</sub>) is the flat-band voltage from the quasi-neutral C-V curve. The V<sub>FBN</sub> values for Al<sub>2</sub>O<sub>3</sub> film, HfO<sub>2</sub> film, and HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate layers are found to be ~0.5, ~0.5, and ~0.8 V, respectively. The capacitance density of the nanolaminate charge trapping layer is very high (>5 fF/μm<sup>2</sup>) due to high- $\kappa$  HfO<sub>2</sub> ( $\kappa_{\text{HfO}_2} \sim 18$ ) charge trapping layer and high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> ( $\kappa_{\text{Al}_2\text{O}_3} \sim 9$ ) blocking oxide. The capacitance equivalent thicknesses (CET) of the Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers are found to be ~11, ~8, and ~8 nm, respectively. According to the ITRS roadmap, a thin CET of ~10 nm is needed in future nanoscaled SONOS nonvolatile memory device applications. It is indicated that our HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer can be useful in future nanoscaled high-performance NVM device applications.

Figure 3(a) shows the flat-band voltage (V<sub>FB</sub>) shift versus the positive gate voltage sweep. The V<sub>FB</sub> shift increases with increasing the positive gate voltage and saturates for all memory capacitors beyond the gate voltage of +12 V. To get at least a ~1 V memory window, a gate voltage of >5 V is




Fig. 3. (a) Flat-band voltage ( $V_{FB}$ ) shift and (b) charge trapping density vs gate voltage ( $V_g - V_{FB}$ ) plots for all memory capacitors. The  $V_{FB}$  is extracted from  $C-V$  hysteresis characteristics.

needed for the pure  $HfO_2$  or  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer, while a large gate voltage of  $>10$  V is needed for the pure  $Al_2O_3$  charge trapping memory capacitors. It can be explained that the conduction band offset of the  $HfO_2$  film with respect to the Si substrate is smaller ( $\Delta E_c \sim 1.7$  eV) than that of the  $Al_2O_3$  film ( $\Delta E_c \sim 2.8$  eV). The value of the valence band as well as the conduction band offset is confirmed by ultraviolet photoelectron spectroscopy (not shown here). Due to the small  $\Delta E_c < 1.7$  eV, more electrons can be injected in the  $HfO_2$  or the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer from the Si substrate than in the  $Al_2O_3$  charge trapping layer from the Si substrate, because the tunneling current is dominant at the same gate voltage. Maximum positive  $V_{FB}$  shifts of the  $HfO_2$  and the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer are observed to be  $\sim 5$  V for both capacitors, while a positive  $V_{FB}$  shift of the  $Al_2O_3$  charge trapping layer is observed to be  $\sim 2.5$  V, due to the high density of trapped charges in the  $HfO_2$  film and the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer [Fig. 3(b)]. A maximum trapped charge density of  $N_{charge} > 1.6 \times 10^{13}/cm^2$  is observed for the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer. The trapped charge density is calculated using the equation:  $N_{charge} = C_{ox} \times \Delta V_{FB}$ , where  $C_{ox}$  is the capacitance at the accumulation region and  $\Delta V_{FB}$  is the flat-band voltage shift under a positive gate voltage. The charge trapping density of  $HfO_2/HfAlO/HfO_2$  nanolaminate layers is high due to the high charge trapping sites and charge storage in layer-by-layer.

Erasing characteristics for all memory capacitors are




Fig. 4. Erasing characteristics for all memory capacitors.

shown in Fig. 4. Erasing voltages are found to be  $-8.5$  V for pure the  $HfO_2$  or the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer and  $-9.5$  V for the pure  $Al_2O_3$  charge trapping layer. The higher erasing voltage for the  $Al_2O_3$  charge trapping layer is explained as follow. The valence band offset ( $\Delta E_v$ ) of the high- $\kappa$  film with respect to the p-Si valence band is found to be  $\sim 3.1$  eV for the  $HfO_2$  film and  $\sim 4.9$  eV for the  $Al_2O_3$  film. Due to a small valence band offset of the  $HfO_2$  film or the  $HfO_2/HfAlO/HfO_2$  nanolaminate layer, more holes can be injected in the high- $\kappa$  film than in large-valence-band-offset  $Al_2O_3$  layer, resulting in a lower erasing voltage for the  $HfO_2$  or the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layer. Hysteresis memory windows are found to be  $\sim 7$  V for the  $Al_2O_3$ ,  $\sim 8$  V for the  $HfO_2$  and  $\sim 10$  V for the  $HfO_2/HfAlO/HfO_2$  nanolaminate charge trapping layers under  $\pm 15$  V gate voltage operation. Note that the erasing saturation of the  $HfO_2$  charge trapping layers is observed after negative gate voltage of  $-12$  V, and this is due to the higher leakage current of the  $HfO_2$  charge trapping layer (Fig. 5). The leakage current and breakdown voltage ( $-16$  V) of the  $HfO_2$  charge trapping layer being higher and lower than those of the  $Al_2O_3$  memory capacitor, respectively, are observed due to the small band gap energy ( $E_g$ ) of the  $HfO_2$  film [ $E_{g(HfO_2)} \sim 5.9$  eV versus  $E_{g(Al_2O_3)} \sim 8.8$  eV]. Joo *et al.*<sup>11)</sup> reported that  $ZrO_2/Al_2O_3$  nanolaminate layers have a lower leakage current than pure  $ZrO_2$  films after the subsequent thermal process. The leakage current and breakdown voltage




Fig. 5. Leakage current characteristics for all memory capacitors.




Fig. 6. Schematic energy band diagram of high- $\kappa$  HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers with high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> as blocking oxide and SiO<sub>2</sub> as a tunneling oxide under (a) program mode and (b) erase mode of HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate memory capacitors.

( $< -20$  V) of HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate layers are similar to those of the Al<sub>2</sub>O<sub>3</sub> memory capacitors, due to the HfAlO barrier layer design. Therefore, the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge storage capacitor can be operated at a large gate voltage of up to 20 V.

A schematic band diagram of double HfO<sub>2</sub> charge storage layers under program/erase mode is shown in Fig. 6. Note that the difference of the injection current densities ( $J_{\text{electron}} - J_{\text{hole}}$ ) must be higher to program/erase more easily.  $J_{\text{hole}}$  should be zero during program mode and  $J_{\text{electron}}$  should be zero during erase mode. To reduce the leakage current and to improve the charge retention, the HfAlO barrier layer between the double HfO<sub>2</sub> charge trapping layers is designed. To investigate the charge loss characteristics, all memory capacitors are charged using  $V_{\text{FB}} - V_{\text{FBN}} = +6$  V for 60 s. Then, the capacitance is measured under a gate voltage of  $V_{\text{FB}} - V_{\text{FBN}} = -1.5$  V. A normalized capacitance versus time is shown in Fig. 7(a). The HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge storage layer has similar charge loss compared with the Al<sub>2</sub>O<sub>3</sub> layers. Figure 7(b) shows the retention characteristics for all memory capacitors. At first, all memory capacitors are programmed under a gate voltage of +15 V for 10 s. Then, the capacitance is measured with the sweeping voltage of +5.5 to +3 V for certain time intervals. The  $V_{\text{FB}}$  values are calculated from the  $C-V$  characteristics. Then, the  $V_{\text{FB}}$  values are plotted against time. Similarly, the capacitance is measured with the sweeping voltage of +1 to -1 V for certain time intervals after erasing the memory capacitors. The memory capacitor was grounded during the  $V_{\text{FB}}$  measurement. An excellent retention is observed for a 10 year projection of the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate memory capacitors. A large memory window is found to be  $\sim 3.2$  V after 10 years of retention (inset of Fig. 7). Due to the large memory window of the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate device, it can be used in multilevel charge (MLC) storage for high-density flash memory applications. The normalized memory window of the HfO<sub>2</sub> charge trapping layer decreases with time as compared with that of the Al<sub>2</sub>O<sub>3</sub> charge trapping layer because the HfO<sub>2</sub> has shallow level traps and the Al<sub>2</sub>O<sub>3</sub> film has deep level traps.<sup>6)</sup> The HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> memory devices have a charge loss ( $\sim 20\%$ ) and a normalized memory window similar to those of the pure Al<sub>2</sub>O<sub>3</sub> charge trapping memory devices due to the layer-by-layer charge storage.

#### 4. Conclusions

Memory characteristics of the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nano-




Fig. 7. (a) Discharge characteristics and (b) normalized memory windows of all memory devices. The retention of high- $\kappa$  HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layers is also shown in the inset of (b).

laminate charge trapping layer have been investigated. A large memory window, high charge trapping density, and low charge loss are observed for the HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer. The HfO<sub>2</sub>/HfAlO/HfO<sub>2</sub> nanolaminate charge trapping layer paves the way for future high-performance nonvolatile memory device applications.

- 1) F. W. Flad, C. J. Varker, and H. C. Lin: IEEE Solid-State Circuits Conf. Tech. Dig., 1969, p. 46.
- 2) S. Nakanuma, T. Tsujide, R. Igarashi, K. Onoda, T. Wada, and M. Nakagiri: IEEE Solid-State Circuits Conf. Tech. Dig., 1970, p. 68.
- 3) R. V. Pappu and A. R. Boothroyd: Appl. Phys. Lett. **22** (1973) 72.
- 4) A. J. Shuskus, D. J. Quinn, and D. E. Cullen: Appl. Phys. Lett. **23** (1973) 184.
- 5) S. Choi, M. Cho, H. Hwang, and J. W. Kim: J. Appl. Phys. **94** (2003) 5408.

- 6) T. Sugizaki, M. Kobayashi, M. Ishida, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka: Symp. VLSI Technology Dig. Tech. Pap., 2003, p. 27.
- 7) Y.-N. Tan, W.-K. Chim, B. J. Cho, and W.-K. Choi: IEEE Trans. Electron Devices **51** (2004) 1143.
- 8) T.-N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho: IEDM Tech. Dig., 2004, p. 889.
- 9) M. Specht, H. Reisinger, F. Hofmann, T. Schulz, E. Landgraf, R. J. Luyken, W. Rosner, M. Grieb, and L. Risch: Solid-State Electron. **49** (2005) 716.
- 10) Y.-H. Lin, T.-Y. Yang, C.-H. Chien, and T.-F. Lei: Ext. Abstr. Solid State Devices and Materials, 2006, p. 558.
- 11) M. S. Joo, S. R. Lee, H. Yang, K. Hong, S.-A. Jang, J. Koo, J. Kim, S. Shin, M. Kim, S. Pyi, N. Kwak, and J.-W. Kim: Ext. Abstr. Solid State Devices and Materials, 2006, p. 982.
- 12) S. Maikap, P.-J. Tzeng, L. S. Lee, H. Y. Lee, C. C. Wang, P. H. Tsai, K. S. Chang-Liao, W. J. Chen, K. C. Liu, P. R. Jeng, and M. J. Tsai: Proc. Int. Symp. VLSI Technology, Systems, and Applications (VLSI-TSA), 2006, p. 36.
- 13) S. Maikap, P. J. Tzeng, T.-Y. Wang, C. H. Lin, H. Y. Lee, C. C. Wang, L. S. Lee, J.-R. Yang, and M. J. Tsai: Proc. Symp. Nano Device Technology (SNDT), Hsinchu, Taiwan, 2006, p. 16.
- 14) J.-R. Hwang, T.-L. Lee, H.-C. Ma, T.-C. Lee, T.-H. Chung, C.-Y. Chang, S.-D. Liu, B.-C. Perng, J.-W. Hsu, M.-Y. Lee, C.-Y. Ting, C.-C. Huang, J.-H. Shieh, and F.-L. Yang: IEDM Tech. Dig., 2005, p. 161.