

in proportion to the average load current. The phase plane relating i_s to v_c is shown in Fig. 4, for a general case in which $V_p > 0$, which commonly occurs in the operation of Fig. 1. Numbers in the phase plane indicate the correspondence between the trajectories and the intervals of waveforms in Fig. 3. Point 4 (as well as C) indicates the dead time, or PWM width, in circuit operation. For a three phase load the pulses are distributed in the three output capacitors.




Fig. 5 Experimental results for operation at 10kHz

(i) capacitor voltage v_c , 100V/div
(ii) link current i_s , 5A/div

Experimental results: For verification of the operational principles, a prototype of the simplified version of the PWM-SRDCLC with a saturable reactor clamping circuit was designed and built. The prototype operated around 10kHz with an SCR having a turn off time of $t_d = 15\mu s$ and a diode with a recovery time $t_r = 0.5\mu s$. The other components used were $C_0 = 0.2\mu F$, $L_d = 14mH$ and $C_L = 25\mu F$. Typical measured waveforms, with a winding factor $k = 2$, are shown in Fig. 4a and b, where the bias current is $I_d = 5A$.

Conclusions: This Letter presents a new series resonant DC link converter with PWM capability and current peak limiting function. Experimental results agree with the theoretical prediction and the circuit performance is satisfactory. The current limiting circuit is very simple and the clamping level is automatically adjusted by the load current. The circuit seems to be a good candidate for future industrial use.

© IEE 1996

2 November 1995

Electronics Letters Online No: 19960105

E.R. da Silva (Department of Electrical Engineering, Federal University of Paraiba, CP 10105/CCT, Campina Grande, Paraiba, CEP 58109-970, Brazil)

S.G. Abeyratne and Y. Murai (Department of Electrical and Computer Engineering, Gifu University, 1-1 Yanagido, Gifu, Gifu 501-11 Japan)

References

- MURAI Y. and LIPO T.A.: 'High frequency series resonant DC link power conversion'. IEEE IAS Annual Conf. Record, 1988, pp. 772-779
- CALDEIRA P., LIPO T.A., MURAI Y. and MOCHIZUKI S.: 'Design and control of a series resonant dc link power converter drive'. IPEC Conf. Record, 1990, pp. 397-404
- DA SILVA E.R.C., LEDWICH G., AYDEMIR M. and LIPO T.A.: 'Pulse width modulated series resonant converter'. IEEE IAS Conf. Record, 1992, pp. 744-749
- CASTANHEIRA R., CARDOSO FO. B.J., MENEZES B.R., DONOSO GARCIA P. and MOREIRA A.F.: 'An active current clamping circuit for a series resonant DC link power converter'. IEEE PESC Conf. Record, 1994, pp. 659-663
- MURAI Y., ABEYRATNE S.G., LIPO T.A. and CALDEIRA P.: 'Current peak limiting for a PWM series resonant DC link power conversion using a saturable core'. 14th EPE Conf. Record, 1991, 2, pp. 8-12
- DA SILVA E.R. and CARDOSO FO. B.J.: 'A current clamping circuit for a PWM series resonant DC link power converter'. IEEE IAS Annual Conf. Record, 1995, pp. 2393-2400

- LEDWICH G., DA SILVA E.R. and LIPO T.A.: 'Soft switched notching current source inverters'. IEEE PESC Conf. Record, 1992, pp. 1092-1097
- NAKAMURA H., MURAI Y. and LIPO T.A.: 'Quasi resonant current dc link ac/ac converter'. IEEE PESC Conf. Record, 1993, pp. 279-284
- DA SILVA E.R.: 'Notching current source AC/AC converters for soft switched PWM'. IEEE IAS Annual Conf. Record, 1994, pp. 1001-1007

Single switch unity-power-factor dimmable fluorescent lamp ballast circuit

Jan-Bin Lio, Min-Chin Lee, Dan Y. Chen and Yan-Pei Wu

Indexing terms: Fluorescent lamps, Lamps

The authors propose an electronic ballast circuit which is capable of achieving high power factor, high efficiency, dimming control, and freedom from lamp flickering. All these features are accomplished with a single-switch power circuit, and a low-cost control circuit. Experimental results are given.

Introduction: Single-switch ballasts are smaller in size and lower in cost than those of traditional two-stage ballasts [1]. However, most of the methods reported for single-switch ballasts [2-4] are subject to a 120Hz flicker on lamps, a high peak voltage across switching devices, and a high resonant circulating current in components. The lamp flicker is not only annoying but also shortens lamp lifetime and decreases lamp luminous efficacy. The need to use high voltage devices in these circuits increases device conduction losses and the device cost, and high resonant circulating current leads to low efficiency. Moreover, most of the circuits are unsuitable for light-dimming operation. In this Letter, a new single-switch high power factor electronic ballast is proposed in which these weakness of single-switch ballasts are eliminated. A low-cost constant frequency PWM control scheme is used to provide a simple but effective way of regulating lamp current for light dimming.




Fig. 1 Circuit diagram of proposed ballast

Ballast description: The proposed ballast topology, shown in Fig. 1, consists of input network, power conversion stage, lamp and LCC network. The clamp transformer T provides energy storage when Q is on, as well as a voltage clamp when Q is off. When switch Q is on, energy is stored in inductor L_i and the transformer magnetising inductor. When Q is off, this inductive energy is transferred to the LCC network and capacitor C_e . As the line voltage V_s passes through zero, the input power also passes through zero, and the power conversion stage converts the energy stored in capacitor C_e to the LCC network, thus preventing the lamp from being turned off in each 120 Hz cycle and the lamp flicker is eliminated. During the off interval, the blocking voltage across Q is represented by V_{bk} .

$$V_{bk} = V_{Ce} * \left(\frac{N1 + N2}{N1} \right) \quad (1)$$

where V_{Ce} is the voltage on energy storage capacitor C_e , and $N1$ and $N2$ are the winding turns of transformer T . Note that the two windings have the same number of turns and that this limits the maximum duty factor of the switch Q to 50%. (The capacitor C_s and diode D_s are designed to absorb the device voltage spike caused by the transformer leakage inductance.) Assuming the voltage on capacitor C_e is as high as line voltage peak V_m , then the voltage stress on power devices is $2V_m$, from eqn. 1. Note that the required voltage rating of the power devices in the previous ballasts [2–4] is 4 times V_m or higher (see Table 1). High power factor is achieved because of constant duty-cycle discontinuous mode of operation [5]. Near unity power factor can be achieved. The control circuit is therefore very simple.

Table 1: Comparison between proposed ballast and previous works

Authors	Voltage rating on devices	Elimination of flickering	Dimming control operation	Unity-input-power factor
C. Licitra [2]	800V	no	yes	yes
H. Matsuo [3]	1kV	yes	no	yes
E. Deng [4]	800V	yes	no	yes
Proposed ballast	400V	yes	yes	yes

Input voltage of all compared ballasts is 115V, input power is 70W, and load is two Sylvania F40T12 fluorescent lamps connected in series

The switching frequency f_s is an important factor for ballast converting efficiency [6]. Proper choice of f_s minimises the circulating current in the LCC network, thus maximising efficiency. It can be proved that the maximum value of the efficiency occurs at a critical switching frequency f_{scr}

$$f_{scr} = \frac{f_o}{Q_L} \quad (2)$$

$$\text{where } f_o = \frac{1}{2\pi\sqrt{LC_p}} \quad Q_L = R_p\sqrt{\frac{C_p}{L}}$$

and R_p is the equivalent resistance of the fluorescent lamp.

The ballast output power P_o is controlled by the fundamental voltage v_f across the LCC network, v_f can be found from Fourier analysis of the voltage on switch Q :

$$v_f = \frac{2 - 2 \cos 2\pi D}{\pi} V_{Ce} \quad (3)$$

$$P_o = \frac{v_f v_o Q_L}{\sqrt{2} \sqrt{2} R_p} = \left(\frac{V_f}{\sqrt{2}} \right)^2 \frac{Q_L^2}{R_p} \quad (4)$$

Dimming of the lamp is easily achieved by changing the duty factor D of the transistor. When D changes, output power changes according to eqns. 3 and 4.

Experimental results: A ballast prototype based on the circuit described above was built and tested. The maximum input power was 70W. Two Sylvania F40T12 fluorescent lamps connected in series were used as the load and the equivalent resistance R_p measured was 600Ω. The component values used were $L_f = 400 \mu$, $L_j = 1.1$ mH, $L = 1.6$ mH, and $C_f = 1 \mu$ F, $C_s = 0.5 \mu$ F, $C_e = 44 \mu$ F, $C_p = 9$ nF, the magnetising inductance of transformer T was 2mH, and the switch Q was a MOSFET IRF740. From eqn. 2, switching frequency of 30kHz is chosen. Fig. 2a shows the waveforms of line input current and output voltage. The input current has very low harmonic distortion, and the measured power factor is 0.98. It is quite clear that the flicker is eliminated, because the output voltage is stable as the line voltage passes zero. Fig. 2b shows the waveform of input current i_{L_s} , and the switching voltage on Q . It is seen that i_{L_s} is discontinuous and thus achieving a high power factor, and that low voltage stress on power devices was achieved. With dimming control and the feedback of the lamp current, the proposed ballast has a constant input power in the voltage range 95–130V. This feature increased the reliability by protecting the ballast from the damage of line voltage variation. The ballast efficiency is also compared. Two ballasts having the




Fig. 2 Experimental voltage and current waveform

Line voltage: 115V rms

a Amplitude of load voltage with input current and voltage

b Switching voltage (V_{DS} of Q) and input current in L_s

same input power leads to different light output. Experiment shows that the light level of the proposed ballast is 6% higher than that presented in [4].

Conclusions: A novel single-switch, unity-power-factor electronic ballast is presented. The proposed ballast has higher efficiency, lower voltage stress on components, and is suitable for the operation of dimming control. The simplicity of the control circuit required to achieve a high power factor and dimming capability is particularly attractive for low cost integration.

© IEE 1996

Electronics Letters Online No: 19960110

18 December 1995

Jan-Bin Lio, Min-Chin Lee, and Yan-Pei Wu (Department of Electrical Engineering, National Taiwan University, Taipei 10664, Taiwan)

Dan Y. Chen (Virginia Power Electronics Center, Virginia Polytechnic Institute and State University, USA)

References

- SPANGLER, J., HUSSAIN, B., and BEHERA, A.K.: 'Electronic ballast using power factor correction techniques for loads greater than 300 Watts'. APEC91, 1991, pp. 393–399
- LICITRA, C., MALESANI, L., SPIAZZI, G., TENTI, P., and TESTA, A.: 'Single-ended soft-switching electronic ballast with unity power factor'. *IEEE Trans.*, 1993, **IA-29**, (2), pp. 382–388
- MATSUO, H., AOIKE, N., KUOKAWA, F., and HISAKO, A.: 'A new combined voltage-resonant inverter with high power factor and low distortion factor'. IEEE PESC'94 Record, 1994, pp. 331–335
- DENG, E., and CUK, S.: 'Single switch, unity power factor, lamp ballasts'. APEC95, 1995, pp. 670–676
- LIU, J., and LIN, J.: 'Current waveform distortion in power factor correction circuits employing discontinuous mode boost converters'. IEEE PESC 1989 Record, 1989, pp. 825–829
- KAZIMIERCZUK, M.K., and SZARANIEC, W.: 'Electronic ballast fluorescent lamps'. *IEEE Trans.*, 1993, **PE-8**, (4), pp. 386–395

Technique for increasing switching speed in a MOSFET full bridge converter

A.R. Durrant and G.R. Whitfield

Indexing terms: MOSFET, Converters

Switching speed in a full bridge converter is limited by the time taken to turn off the MOSFET built-in diode. The authors describe a new technique for diverting the current away from the diode so that it never turns on, and hence never needs turning off.

Outline of the problem: A full bridge converter is commonly used where a bi-directional output is required, such as in motor drives and sinusoidal output inverters. Unless the load is noninductive a current will flow through a pair of MOSFETs in the reverse direction. Depending on the saturation voltage the built-in diodes may