

Let the transconductance parameter and the threshold voltage of M_1 to M_3 be K and V_T , respectively. The voltages V_D and V_S in Fig. 1 can be given as

$$V_1 - V_D = \sqrt{\frac{2I_A}{K}} + V_T \quad (2)$$

and

$$V_2 - V_S = \sqrt{\frac{2I_A}{K}} + V_T \quad (3)$$

The voltages V_D and V_S are the drain and source voltages for transistors M_1 and M_3 , respectively. This will keep the drain-source voltages of M_1 and M_3 constant, which is proportional to the difference between V_1 and V_2 . According to eqns. 2 and 3, the difference between the drain currents of M_1 and M_3 will be proportional to the product of the drain-source voltage and the difference of their gate voltages. This will result in the multiplication operation as follows. The difference between the drain currents I_{d7} and I_{d8} in Fig. 1 can be given as

$$I_{d7} - I_{d8} = K_7(V_3 - V_4)(V_D - V_S) = K_7(V_3 - V_4)(V_1 - V_2) \quad (4)$$

where K_7 is the transconductance parameter of M_7 and M_8 . The output voltage V_o of this multiplier can be expressed as

$$V_o = (I_{d7} - I_{d8})R_L = R_L K_7(V_3 - V_4)(V_1 - V_2) \quad (5)$$

To guarantee linear operation for this circuit, the following constraints should be satisfied:

$$\max(V_1, V_2) < V_G + \sqrt{\frac{2I_A}{K}} + V_T - V_{T7} + \min(V_3, V_4) \quad (6)$$

where V_{T7} is the threshold voltage of M_7 . Because transistors M_7 and M_8 are biased with equal source-substrate voltages, they need not be built in individual wells, which will result in a saving of chip area.




Fig. 2 Simulated transfer curves of multiplier with $V_3 - V_4 = \pm 0.8V$, $\pm 0.2V$ and $R_L = 1k\Omega$

$V_1 - V_2$ changes from -0.85 to $0.85V$

DC sweep ($V_3 - V_4$)
 ◇ $-0.8V$
 ○ $-0.2V$
 ● $0.2V$
 ● $0.8V$

Simulation results: The following simulation results are obtained using SPICE together with $2\mu m$ p-well process parameters and MOSFETs with $V_{th} = 0.99V$, $V_{tp} = -0.8V$, $K_n = 6.13\mu A/V^2$, $K_p = 25.9\mu A/V^2$, $\theta_n = 0.15V^{-1}$ and $\theta_p = 0.4V^{-1}$. The aspect ratios for all transistors in Fig. 1 are listed in Table 1. The simulation conditions are $R_L = 1k\Omega$, $I_A = 24.4\mu A$, $I_D = 0.51\mu A$ and the power supply is $\pm 1.5V$. The following simulations are obtained with the substrate of all nMOS transistors being connected to the most negative power supply. Fig. 2 shows the transfer curves of the multiplier circuit. This multiplier has a linear differential input

range up to $\pm 0.8V$ with a nonlinearity error of less than 2%. The total harmonic distortion of the output voltage was also evaluated and it is found to be less than 1% for $|V_1 - V_2| < 0.6V$ and $V_3 - V_4 = 0.8V$. The simulated $-3dB$ bandwidth was $\sim 12MHz$.

Table 1: Aspect ratios of devices in Fig. 1

Devices	M_1-M_3	M_4-M_6	M_7-M_8	$M_{A1}-M_{A3}$	$M_{B1}-M_{B3}$
$W[\mu m]/L[\mu m]$	50/10	30/10	5/50	10/30	200/10

Conclusions: A low voltage CMOS four-quadrant multiplier is presented. SPICE simulation results show that for a power supply of $\pm 1.5V$ the differential input range is over $\pm 0.8V$ with a linearity error of less than 2%. The total harmonic distortion is less than 1% with input range up to $\pm 0.6V$. The simulated $-3dB$ bandwidth is about 12MHz. This multiplier is expected to be useful in many analogue signal processing applications.

© IEE 1994

28 September 1994

Electronics Letters Online No: 19941427

S.-I. Liu (Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10664, Republic of China)

References

- 1 QIN, S.C., and GEIGER, R.L.: 'A $\pm 5V$ CMOS analog multiplier', *IEEE J. Solid-State Circ.*, 1987, **SC-22**, pp. 1143-1146
- 2 PENA-FINOL, J., and CONNELLY, J.A.: 'A MOS four-quadrant analog multiplier using the quarter-square technique', *IEEE J. Solid-State Circ.*, 1987, **SC-22**, pp. 1064-1073
- 3 LIU, S.I., and HWANG, Y.S.: 'CMOS four-quadrant multiplier using bias-offset crosscoupled pairs', *Electron. Lett.*, 1993, **29**, pp. 1737-1738
- 4 LIU, S.I., and HWANG, Y.S.: 'CMOS four-quadrant multiplier using bias feedback techniques', *IEEE J. Solid-State Circ.*, 1994, **SC-29**, pp. 750-752
- 5 RAMIREZ-ANGULO, J.: 'Highly linear four-quadrant analog BiCMOS multiplier for $\pm 1.5V$ supply operation', *Proc. IEEE Int. Symp. Circuits and Systems*, 1993, pp. 1467-1470
- 6 KIMURA, K.: 'A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input ranges', *IEEE J. Solid-State Circ.*, 1994, **SC-29**, pp. 46-55
- 7 COBAN, A.L., and ALLEN, P.E.: 'Low-voltage four-quadrant analogue CMOS multiplier', *Electron. Lett.*, 1994, **30**, pp. 1044-1045
- 8 LIU, S.I., and CHANG, C.C.: 'CMOS subthreshold four-quadrant multiplier based on unbalanced sourced-coupled pairs', to be published in *Int. J. Electron.*
- 9 VISWANATHAN, T.L.: 'CMOS transconductance element', *Proc. IEEE*, 1986, **74**, pp. 222-224
- 10 TSIVIDIS, Y.P.: 'Operation and modeling of the MOS transistor' (McGraw-Hill, New York, 1988)

Fabrication of submicrometre parallelogramic-shaped gratings in SiO₂

Ming Li, J.C.H. Lin, M.J. Cherrill and S.J. Sheard

Indexing terms: Grating filters, Reactive ion etching

The fabrication process of submicrometre parallelogramic-shaped gratings is reported, which involves an image reversal resist process and a novel oblique reactive ion etching (RIE) configuration. A submicrometre parallelogramic grating with 40° blaze angle is fabricated using this method.

Introduction: Recent study has revealed that gratings with parallelogramic profiles can provide the optimum performance for waveguide grating couplers [1]. Parallelogramic gratings also have potential application in grating-coupled surface-emitting (or GSE) lasers [2]. The fabrication of gratings with rectangular or trapezoidal profiles has been widely studied, whereas the fabrication of submicrometre parallelogramic gratings still remains to be investigated. In this Letter, we report our recent experimental results on