Skip navigation
  • 中文
  • English

DSpace CRIS

  • DSpace logo
  • Home
  • Organizations
  • Researchers
  • Research Outputs
  • Explore by
    • Organizations
    • Researchers
    • Research Outputs
  • Academic & Publications
  • Sign in
  • 中文
  • English
  1. NTU Scholars
  2. Research Outputs

Browsing by Author Liu, S.-I.


Jump to:
0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Showing results 1 to 20 of 129  next >
Issue DateTitleAuthor(s)SourcescopusWOSFulltext/Archive link
2017A 0.035-pJ/bit/dB 20-Gb/s Adaptive Linear Equalizer with an Adaptation Time of 2.68 μsChen, K.-Y.; Chen, W.-Y.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems II: Express Briefs35
2017A 0.31-pJ/bit 20-Gb/s DFE with 1 Discrete Tap and 2 IIR Filters Feedback in 40-nm-LP CMOSChen, K.-Y.; Chen, W.-Y.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems II: Express Briefs613
2015A 0.3V 10bit 7.3fJ/conversion-step SAR ADC in 0.18μm CMOSHsieh, C.-E.; Liu, S.-I.; SHEN-IUAN LIU Proceedings - 2014 IEEE Asian Solid-State Circuits Conference, A-SSCC 2014100
2015A 0.43pJ/bit true random number generatorKuan, T.-K.; Chiang, Y.-H.; Liu, S.-I.; SHEN-IUAN LIU Proceedings - 2014 IEEE Asian Solid-State Circuits Conference, A-SSCC 2014120
2007A 1.2-V 37-38.5-GHz eight-phase clock generator in 0.13-μm CMOS technologyCho, L.-C.; Lee, C.; Liu, S.-I.; SHEN-IUAN LIU IEEE Journal of Solid-State Circuits3630
2009A 1.5 GHz all-digital spread-spectrum clock generatorLin, S.-Y.; Liu, S.-I.; SHEN-IUAN LIU IEEE Journal of Solid-State Circuits5243
2016A 10-20 Gb/s CDR circuit with 6200ppm frequency trackingHuang, C.-C.; Tseng, K.-W.; Liu, S.-I.; SHEN-IUAN LIU RFIT 2016 - 2016 IEEE International Symposium on Radio-Frequency Integration Technology00
2016A 10-bit 40-MS/s Time-Domain Two-Step ADC with Short Calibration TimeChen, L.-J.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems II: Express Briefs79
200610GBase-LX CMOS automatic gain control amplifier designWang, I.-H.; Chen, W.-S.; Liu, S.-I.; SHEN-IUAN LIU 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 200530
2016A 12-bit 3.4 MS/s two-step cyclic time-domain ADC in 0.18-μm CMOSChen, L.-J.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Very Large Scale Integration (VLSI) Systems1213
2018A 13.56 MHz 88.7%-PCE Voltage Doubling Rectifier Using Adaptive Delay Time and Pulse-Width ControlLuo, Y.-S.; Lin, H.-H.; Liu, S.-I.; SHEN-IUAN LIU 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings00
2011A 132.6-GHz phase-locked loop in 65 nm digital CMOSLin, B.-Y.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems II: Express Briefs86
2017A 2.25-2.7 GHz Area-Efficient Subharmonically Injection-Locked Fractional-N Frequency Synthesizer with a Fast-Converging Correlation LoopTseng, Y.-H.; Yeh, C.-W.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems I: Regular Papers1015
2019A 2.4-GHz frequency-drift-compensated phase-locked loop with 2.43 ppm/°C temperature coefficientHsieh, C.-E.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Very Large Scale Integration (VLSI) Systems22
2006A 2.4GHz CMOS quadrature VCO for 2.4GHz WLAN/bluetooth applicationsChang, J.-Y.; Wu, C.-H.; Liu, S.-I.; SHEN-IUAN LIU 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 200570
2010A 20-Gb/s transmitter with adaptive preemphasis in 65-nm CMOS technologyKao, S.-Y.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems II: Express Briefs1615
2009A 20-MHz to 3-GHz wide-range multiphase delay-locked loopChuang, C.-N.; Liu, S.-I.; SHEN-IUAN LIU IEEE Transactions on Circuits and Systems II: Express Briefs2118
20112011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011: ForewordLiu, S.-I.; SHEN-IUAN LIU 2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 20110
2010258.16-259.95GHz injection-locked frequency dividerLee, I.-T.; Wang, C.-H.; Lin, B.-Y.; Liu, S.-I.; SHEN-IUAN LIU Electronics Letters119
2015A 2×25 Gb/s clock and data recovery with background amplitude-locked loopKao, C.-K.; Fu, K.-L.; Liu, S.-I.; SHEN-IUAN LIU Proceedings - 2014 IEEE Asian Solid-State Circuits Conference, A-SSCC 201420
Showing results 1 to 20 of 129  next >

臺大位居世界頂尖大學之列,為永久珍藏及向國際展現本校豐碩的研究成果及學術能量,圖書館整合機構典藏(NTUR)與學術庫(AH)不同功能平台,成為臺大學術典藏NTU scholars。期能整合研究能量、促進交流合作、保存學術產出、推廣研究成果。

To permanently archive and promote researcher profiles and scholarly works, Library integrates the services of “NTU Repository” with “Academic Hub” to form NTU Scholars.

總館學科館員 (Main Library)
醫學圖書館學科館員 (Medical Library)
社會科學院辜振甫紀念圖書館學科館員 (Social Sciences Library)

開放取用是從使用者角度提升資訊取用性的社會運動,應用在學術研究上是透過將研究著作公開供使用者自由取閱,以促進學術傳播及因應期刊訂購費用逐年攀升。同時可加速研究發展、提升研究影響力,NTU Scholars即為本校的開放取用典藏(OA Archive)平台。(點選深入了解OA)

  • 請確認所上傳的全文是原創的內容,若該文件包含部分內容的版權非匯入者所有,或由第三方贊助與合作完成,請確認該版權所有者及第三方同意提供此授權。
    Please represent that the submission is your original work, and that you have the right to grant the rights to upload.
  • 若欲上傳已出版的全文電子檔,可使用Sherpa Romeo網站查詢,以確認出版單位之版權政策。
    Please use Sherpa Romeo to find a summary of permissions that are normally given as part of each publisher's copyright transfer agreement.
  • 網站簡介 (Quickstart Guide)
  • 使用手冊 (Instruction Manual)
  • 線上預約服務 (Booking Service)
  • 方案一:臺灣大學計算機中心帳號登入
    (With C&INC Email Account)
  • 方案二:ORCID帳號登入 (With ORCID)
  • 方案一:定期更新ORCID者,以ID匯入 (Search for identifier (ORCID))
  • 方案二:自行建檔 (Default mode Submission)
  • 方案三:學科館員協助匯入 (Email worklist to subject librarians)
Build with DSpace-CRIS - Extension maintained and optimized by Logo 4SCIENCE Feedback