design verification for SoCs design for verifiability design automation and optimization and constraint satisfaction problems in electronic design automation (EDA) area
Claim Researcher Page
Check the encrypted string of this email, put the correct string in the box below and click "Go" to validate the email and claim this profile.
Emails:
c
y
h
u
*
*
*
@
*
*
*
*
*
*
u
.
t
w
Go
Contact via feedback form
If you want contact administrator site clicking the follow button