Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
.National Taiwan University / 國立臺灣大學
Project / 研究計畫
iChip兆級智慧矽晶片之研究:演算法,架構,與實現技術-總計畫
iChip兆級智慧矽晶片之研究:演算法,架構,與實現技術-總計畫
Details
Primary Data
Project title
iChip兆級智慧矽晶片之研究:演算法,架構,與實現技術-總計畫
Internal ID
97-2221-E-002-242-MY3
Principal Investigator
LIANG-GEE CHEN
Start Date
August 1, 2008
End Date
July 31, 2009
Partner Organizations
National Science and Technology Council