Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A dynamic phase error compensation technique for fast-locking phase-locked loops
Details
A dynamic phase error compensation technique for fast-locking phase-locked loops
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
45
Journal Issue
6
Pages
1137-1149
Date Issued
2010
Author(s)
Chiu, W.-H.
Huang, Y.-H.
TSUNG-HSIEN LIN
DOI
10.1109/JSSC.2010.2046235
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499124
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953270648&doi=10.1109%2fJSSC.2010.2046235&partnerID=40&md5=c60c568d81a27cb671af8c7ce47f8d9a
Type
journal article