High-Level Power Optimization of Low-Powerarge-Size Multiplier Circuits
Date Issued
2008
Date
2008
Author(s)
LIU, Chian-Lin
Abstract
As integrated-circuit (IC) technology advances to into deep-submicron (DSM) regime, more functionality can be combined into a single chip. To design such a complex device, low power consumption has become a significant requirement. If you want to design a high performance circuit, you should keep power consumption.he paper describe a novel gate-level dual-threshold static power optimization methodology (GDSPOM), which is based on the static timing analysis technique using Synopsys PrimeTime tool for designing high-speed low-power SOC applications dealing with 90nm MTCMOS technology. The cell libraries come in fixed threshold - high Vt for low static power and low Vt for high speed. Based on this optimization technique using two cell libraries with different threshold voltages, a 16-bit multiplier using the dual-threshold cells meeting the speed requirement has been designed to have a 50% less leakage power consumption when compared to the one using only the low-threshold cell library. And then we get the optimized 16 bits multiplier to combined a large size 32 bits multiplier. We can get the good result ─ 50% less leakage power consumption using 16 bits or 32bits multiplier.
Subjects
GDSPOM
MTCMOS
STA
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-97-R95943137-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):c34e3d0f1535a653f43287ae5426cacc