Analytical drain current model for a-Si:H TFTs by simultaneously considering localised deep and tail states
Resource
Electronics Letters
Journal
Electronics Letters
Pages
-
Date Issued
1993-08
Date
1993-08
Author(s)
Chen, C.S.
DOI
0013-5194
Abstract
An analytical drain current model for a-Si: H TFTs obtained by considering deep and tail states simultaneously is presented. Using an effective temperature approach, the localised deep and tail states have been considered in the DC model such that no approximations are needed. As verified by the published data, this analytical DC model provides an accurate prediction on the drain current characteristics of an a- Si: H thin film transistor. © 1993, The Institution of Electrical Engineers. All rights reserved.
Subjects
Semiconductor device models; Thin film transistors
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
00234329.pdf
Size
272.08 KB
Format
Adobe PDF
Checksum
(MD5):ec5c133dffae4084d061e9a97e6a2439