Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Improving Design Verifiability by Early RTL Coverability Analysis
Details
Improving Design Verifiability by Early RTL Coverability Analysis
Journal
ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE'12)
Pages
25-32
Date Issued
2012-07
Author(s)
Kai-Hui Chang
Chia-Wei Chang
Jie-Hong R. Jiang
Chien-Nan Jimmy Liu
JIE-HONG JIANG
DOI
10.1109/MEMCOD.2012.6292297
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/374368
Type
conference paper