Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Hierarchical functional verification for cell-based design styles
Details
Hierarchical functional verification for cell-based design styles
Journal
IEE Proceedings G: Electronics Circuits and Systems
Journal Volume
134
Journal Issue
2
Pages
103-110
Date Issued
1987
Author(s)
Chen, L.G.
Lee, J.Y.
Wang, J.F.
LIANG-GEE CHEN
DOI
10.1049/ip-g-1.1987.0014
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499275
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023327649&doi=10.1049%2fip-g-1.1987.0014&partnerID=40&md5=41e56c6cb3f6385ffaa3c95718faf428
Type
journal article