VLSI implementation of visual block pattern truncation coding
Journal
IEEE Transactions on Consumer Electronics
Journal Volume
44
Journal Issue
3
Pages
490-499
Date Issued
1998
Author(s)
Abstract
The paper proposes a pipelined architecture of a visual block pattern truncation coding algorithm to minimize the mean square error. Using this chip, the VBPTC based system can be applied to real-time encoding for moving pictures.
Type
journal article
