A fast analytical technique for estimating the bounds of on-chip clock wire inductance
Journal
Proceedings of the Custom Integrated Circuits Conference
Pages
241-244
Date Issued
2001
Author(s)
Abstract
Accurate integrity assessment of on-chip clock lines is difficult without any a priori knowledge about their inductance at an early stage in the clock design process. This paper introduces an efficient approach to estimate the bounds of on-chip clock wire inductance at the very beginning of the design stages. With this information, more accurate waveforms along the clock distribution networks can be obtained thus greatly reducing the overall length of design cycles. © 2002 IEEE.
Type
journal article