Design of a Low-power High-bandwidth D-BPSK Wireless Transceiver
Date Issued
2014
Date
2014
Author(s)
Wang, Bang-Cyuan
Abstract
Wireless communication is more and more important with the development of wearable devices, and the energy efficiency is critical under stringent power budget. Conventional mixer-based architecture suffers from power hungry mixers and frequency synthesizer and has many constraints for bio-medical applications. Phase-selector-based PSK transmitter has been widely proposed to increase energy efficiency and the maximal data rate is up to several tens of Mbps. However, limited by the demodulating architecture, a highly efficient PSK receiver has not yet been published.
In this work, an energy-efficient 400-MHz D-BPSK transceiver is proposed. The edge-combining technique is applied to lower the operating frequency of frequency generator in transmitter, and therefore power consumption decreases. The phase-selector-based technique is also used for transmitter to achieve high data rate. The D-BPSK receiver adopts injection-locking technique to perform dynamic phase-to-amplitude conversion, which detects the relative phase transition and the data is therefore demodulated by envelope detector. In this receiver, the phase-tracking loop is not required, which diminishes power consumption and cost. The transceiver is fabricated in TSMC 0.18-μm CMOS technology. The power consumption of transmitter is 0.732 μW, and the EVM is 11%, energy efficiency is 73.2 pJ/bit at maximal data rate 10 Mbps. The receiver consumes 1.66 mW with 0.9-V supply. The sensitivity of receiver is -70.2 dBm, and the energy efficiency is 166 pJ/bit at 10-Mbps data rate.
Subjects
差動式二元相位偏移調變
相位選擇器
邊緣合成器
注入式鎖定
無線收發器
SDGs
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-103-R00943036-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):d344b71973a70fc9a10c63e39dfdfb76