Skip to main content
English
中文
Log In
Email address
Password
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Fundings & Projects
People
Organizations
Statistics
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor.
Details
Export
Statistics
Options
Show all metadata (technical view)
A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor.
Journal
IEEE Trans. VLSI Syst.
Journal Volume
27
Journal Issue
11
Pages
2698-2702
Date Issued
2019
Author(s)
Chiu, Yu-Kai
SHEN-IUAN LIU
DOI
10.1109/TVLSI.2019.2925820
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499896
URL
https://doi.org/10.1109/TVLSI.2019.2925820
Type
journal article