Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Computer Science and Information Engineering / 資訊工程學系
Exploitation of operation-level parallelism in a processor of the CRAY X-MP
Details
Exploitation of operation-level parallelism in a processor of the CRAY X-MP
Journal
IEEE International Conference on Computer Design: VLSI in Computers and Processors
Pages
20-23
Date Issued
1990
Author(s)
Vajapeyam, Sriram
Sohi, Gurindar S.
WEI-CHUNG HSU
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-0025486863&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/289907
Type
conference paper
