Multilevel full-chip routing with testability and yield enhancement
Journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Journal Volume
26
Journal Issue
9
Pages
1625-1636
Date Issued
2007
Author(s)
Type
journal article