Skip to main content
English
中文
Log In
Email address
Password
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Fundings & Projects
People
Organizations
Statistics
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet
Details
Export
Statistics
Options
Show all metadata (technical view)
A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
39
Journal Issue
8
Pages
1356-1360
Date Issued
2004-08
Author(s)
Rong-Jyi Yang
Shang-Ping Chen
SHEN-IUAN LIU
DOI
10.1109/jssc.2004.831809
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/310598
Type
journal article
