A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator
Journal
ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference
Pages
375-378
Date Issued
2004
Author(s)
Type
conference paper