Shaving retries with sentinels for fast read over high-density 3d flash
Journal
Proceedings of the Annual International Symposium on Microarchitecture, MICRO
Journal Volume
2020-October
Pages
483-495
Date Issued
2020
Author(s)
Abstract
High-density flash-memory chips are under tremendous demands with the exponential growth of data. At the same time, the slow read performance of these high-density flashmemory chips becomes a new challenge. In this work, we analyze the high raw bit error rates (RBER) issue by characterizing the error behaviours of 3D QLC flash-memory chips. A preferred read voltage to a QLC cell could vary among layers and might even change in a short period of time due to the temperature. A sentinel-cell approach is thus proposed to utilize the error characteristics among cells. We propose to infer the optimal read voltages of a wordline based on errors introduced on sentinel cells. An on-line calibration procedure is further presented to resolve the problem of possible non-uniform error distribution on some wordlines. With optimal voltages being inferred, the number of read retries will be significantly reduced. Experiments show that optimal read voltages can be instantly obtained in 94% cases on average over the evaluated QLC flash memory with at most 2 read retries, and with merely 0.2% space overheads for adopting sentinel cells. The number of read retries could be reduced by 82% on average, and the read performance can be improved by 74% on average through a series of extensive experiments over 3D TLC and QLC flash-memory chips. ? 2020 IEEE Computer Society. All rights reserved.
Subjects
3D NAND flash; Read retry; Reliability
Other Subjects
Dynamic random access storage; Errors; Error characteristics; Error distributions; Exponential growth; Flash memory chip; High density flash memory; On-line calibration; Optimal voltages; Raw bit error rates; Flash memory
Type
conference paper