Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A 2.5GHz all-digital delay-locked loop in 0.13μm CMOS technology
Details
A 2.5GHz all-digital delay-locked loop in 0.13μm CMOS technology
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
SC-42
Pages
2338-2347
Date Issued
2007-11
Author(s)
Rong-Jyi Yang
SHEN-IUAN LIU
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/333723
Type
journal article