A 14-91 GHz Distributed Amplifier in 65-nm CMOS
Journal
Asia-Pacific Microwave Conference Proceedings, APMC
Journal Volume
2020-December
Pages
1009-1011
Date Issued
2020
Author(s)
Abstract
A 14-to-9l GHz distributed amplifier (DA) composed of a conventional distributed amplifier (CDA) and a cascaded single-stage distributed amplifier (CSSDA) in 65-nm CMOS is presented. To broaden the gain bandwidth and enhance the high-frequency small signal gain, the DA adopts the technique of multi-drive inter-stack coupling. According to the measured results, the proposed DA demonstrates a small signal gain of 30 dB, a 3-dB bandwidth of 77 GHz, and a gain-bandwidth product of 2435 GHz with total dc power of 254mW. The maximum OP1dB is 7.4 dBm between 40 and 67 GHz, and the noise Figure is between 5.9 and 7.2 dB from 10 to 42 GHz. The chip size of the DA is 0.62 mm2. To authors' knowledge, this circuit performs highest gainbandwidth (GBW) product in the CMOS process with DA topology. ? 2020 IEEE.
Subjects
Bandwidth; Broadband amplifiers; Noise figure; Cascaded single stage distributed amplifier; Conventional distributed amplifiers; Distributed amplifier; Gain-bandwidth; Gain-bandwidth products; High frequency HF; Measured results; Small signal gain; CMOS integrated circuits
Type
conference paper