Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Low-power delay buffer circuit
Details
Low-power delay buffer circuit
Date Issued
2007-01
Author(s)
T. D. Chiueh
P. C. Hsieh
TZI-DAR CHIUEH
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/334145
Type
patent