The design and analysis of a DLL-Based Frequency Synthesizer for UWB Application
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
41
Journal Issue
6
Pages
1245-1251
Date Issued
2006-06
Author(s)
K.-J. Hsiao
Abstract
A delay-locked loop (DLL)-based frequency synthesizer is designed for the ultrawideband (UWB) Mode-1 system. This frequency synthesizer with 528-MHz input reference frequency achieves less than 9.5-ns settling time by utilizing wide loop bandwidth and fast-settling architecture. Additionally, a discrete-time model of the DLL and an analytical model of phase noise of the delay line are proposed in this work. Experimental results show great consistency with predicted settling time and phase noise. The circuit has been fabricated in a 0.18-μm CMOS technology and consumes only 54 mW from a 1.8-V supply. It exhibits a sideband magnitude of -35.4 dBc and -120-dBc/Hz phase noise at the frequency offset of 1 MHz. © 2006 IEEE.
SDGs
Type
journal article